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An Introduction to Sensing
A sensor is a device used to translate an information, such as the ion concen-
tration into an analytical signal. [1, 2] In general, the species being sensed,
called target or analyte, binds to the sensor surface and thereby changes the
surface properties. This change is detected by the sensor and translated into
a measurable signal.
Most of the sample solutions in real life contain more species than the tar-
get. Ideally, the sensor responds only to the binding of the wanted target,
and not to other species. This is known as selectivity. [2] A common method
to achieve selectivity is to modify the sensor surface with immobilized re-
ceptors, that bind selectively the wanted target. A simultaneous detection
of more than one target in the same sample solution, called multiplexing,
is complicated but also possible. For a multiplexed detection, the sensor
design is divided in different regions, that are functionalized with differ-
ent receptors. The trouble with this approach is that one target can bind
to multiple receptors, which is known as cross-sensitivity. In addition, for
miniaturized sensors it is complicated to integrate a large number of differ-
ently functionalized regions on the same sensor, due to the limited sensor
size. Nevertheless, multiplexing is an attractive sensor feature, as it reduces
costs, sample volume and time for the analysis and more research is ongoing
on this subject.
For a sensor one of the most important figure of merit is the limit of detec-
tion, defined by the smallest concentration or amount of target that can be
reliably sensed. [3] A parameter determining the detection limit is noise.
Apart from noise, the signal can be distorted by many other factors, such
as drift, temperature or non-specific adsorption. Such disturbances of the
signal can be eliminated or minimized by differential measurements, where
a reference and a sensing element are used. Ideally, the reference element
is insensitive to the analyte, but otherwise it has similar properties to the
sensing element. [4, 2] The signal results then from the difference between
the signal of reference and sensing element.
The change in surface properties can be detected by different techniques,
classified in mechanical, optical or electrical methods.
Mechanical sensors rely on a mechanical signal. For example, the quartz
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crystal microbalance sensor detects a shift in the resonance frequency after
the target binding. [5] The signal can be recorded by a frequency counter. [5]
Another mechanical technique is to detect the bending of a cantilever, having
one cantilever side functionalized with receptors. The interaction between
the target and the receptor causes a surface stress, that results in a mea-
surable bending of the cantilever. The bending is a function of the number
of targets bound to the surface and can be detected by optical or electrical
methods. [6] Plenty of difficulties have to be overcome before cantilever sen-
sors will give a reliable analytical result. Some of the challenges are e.g. the
increase of the response and the improvement of the mechanical robustness
of the cantilever. [6]
The physical phenomena exploited for optical sensing are, e.g., fluorescence
or surface plasmon resonance (SPR).
Surface plasmons are coherent electron oscillations existing at interfaces e.g.
between metals and dielectrics. [7] Nowadays, mainly arrays of gold or silver
nanoparticles surrounded by water or air are studied. [7] SPR is sensitive
to the local environment, as changes in the refractive index influence the
SPR peak position or magnitude. This property is used for chemical and
bio-sensing. A strength of this sensor principle is that the binding reactions
can be monitored in real-time, which allows to study the binding kinetics of
different reactions. From the technical point of view, the main drawback for
optical sensors is that they require optical components, which are difficult
to integrate on a low-cost and portable system.
The second main class of optical sensors are based on fluorescence. This type
of sensor needs - in contrast to the previous examples - labelled targets. The
label is a fluorescent dye, attached to the target. After reaction with the
target, the dye changes its fluorescent properties, expressed e.g. by a change
in intensity or a shift in the wavelength of excitation or emission. [8] A dis-
advantage of intensity-based fluorescence sensors is, that intensity changes
with time, which is known as bleaching. [8] The target labelling itself is
a further disadvantage, as it is an expensive and time-consuming process,
which may alter the target affinity to the receptor and thereby influence the
signal. [8]
One candidate from the class of electro-chemical sensors is e.g. the impedance
sensor. Impedance sensors detect the target binding by changes in the sur-
face impedance. This type of sensor requires a potentiostat and three elec-
trodes - a working, counter and a reference electrode - which are immersed
in an electrolyte, in analogy to the three-electrode cell. [9] The surface of the
working electrode is functionalized with receptors and thereby the sensing
element. The impedance changes at the working electrode correlate with
the number of targets bound to the receptors. However, the mechanism
why the impedance changes is poorly understood and there is need for more
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experimental and theoretical work. [2]
In this work we study the ion sensitive field effect transistor (ISFET), a
potentiometric device that operates similar to the metal-oxide field effect
transistor (MOSFET). A transistor contains three terminals: source, drain
and gate. The source and drain contacts are separated by a channel, which
is capacitively coupled to the gate. By applying a source drain voltage, a
current flow through the channel is facilitated. The conductance can be
controlled by a voltage applied to the gate. To convert a transistor into a
sensor, the surface of the gate has to be chemically modified with receptors.
When charged targets bind to the receptors, they act similar to an applied
gate voltage, which results in a conductance change.
The working principle of ISFETs was first reported by Bergveld in 1970. [10]
In the last decades the ISFET principle was applied to nanoscaled devices,
such as carbon nanotubes [11, 12], graphene [13] and silicon nanowires
(SiNWs). [14, 15] The advantages of nanostructures are manifold, as they al-
low e.g. to build a miniaturised and portable, low-cost sensor with a dense in-
tegration of differently functionalized nanostructures, enabling multiplexed
detection. Experiments with silicon nanowire ISFETs (SiNW-ISFETs) have
been performed in various fields ranging from pH-sensing [15, 16, 17, 18], to
chemical [19, 20] and bio-sensing. [21, 22, 23, 24, 25]
The motivation of this work is to develop a platform for a (bio-) chemi-
cal sensor, based on SiNW-ISFETs. The growing need for sensors, e.g. in
personalized medicine requires low-cost and portable sensing devices with
a rapid and highly sensitive response. Among a deep understanding of the
working principle for SiNW-ISFETs, a reliable response also requires a high
signal-to-noise ratio and a differential read-out with an on-chip reference to
correct drift and non-specific interactions. Some of these aspects will be
addressed in this work.
Chapter 1 introduces to fundamentals of semiconductors and transistors
and explains the concept of ISFETs. In chapter 2 we describe the fabrica-
tion process of SiNW-ISFETs, based on silicon on insulator wafers, following
the top down approach. In chapter 3 we present the electrical and sensing
performance of the sensors, measured in pH solutions and air. The sensor
accuracy and the noise source were investigated in a noise analysis. Chap-
ter 4 includes additional investigations going towards the differential and
selective measurements of alkali ions. In chapter 5 we conclude the thesis
and give an outlook.

1
Ion-Sensitive Field-Effect Transistor as
Sensing Element
The ion-sensitive field-effect transistor (ISFET) indicates already in its name
that the sensor is an electrical devices, utilizing a field-effect transistor (FET)
as sensing element. In this chapter fundamentals of semiconductors and
FET physics will be introduced since they are building blocks for ISFETs.
Many ISFET characteristics are related to the FET behaviour. Based on the
transistor operations, the concept of the ISFET will be presented. Typically,
ISFETs are operated in electrolytes and for their better understanding the
electrical double layer theory and site-binding model are required, which will
be briefly reviewed.
1.1 Fundamentals of Semiconductors
Materials such as metals, insulators or semiconductors have different electri-
cal properties due to their electronic band structure. In semiconductors there
exist forbidden energy states in an energy band gap Eg. Allowed energy lev-
els form bands below and above the band gap, referred to as the valence and
conduction band, respectively. Typically, in a semiconductor the energy of
the band gap Eg is smaller than 2 eV and the thermal energy at room tem-
perature or the excitation from visible light can give electrons enough energy
to move from the valence band to the conduction band. [26](p.16). Silicon
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has a band gap of 1.12 eV. Insulators have a wider gap e.g. 9 eV for SiO2 [26]
(p.16), thereby electrons cannot cross the band gap at room temperature.
Intrinsic semiconductors do not have impurity atoms and charge carriers
are generated and annihilated by generation-recombination processes. In
thermal equilibrium each electron in the conduction band forms a hole in
the valence band and thus the concentration of electrons n equals that of
holes p. This is why in intrinsic semiconductors the Fermi level lies in the
middle of the band gap. The intrinsic charge carrier density of silicon is
1.5·1010 cm−3 [27] at room temperature and in thermal equilibrium n=p=ni
holds. [27] To increase the number of charge carriers it is a common method
to implant impurities such as doping atoms into the semiconductor which
are later referred to as extrinsic semiconductors. Dopants in the intrinsic
semiconductor generate allowed energy states within the band gap which
are very close to the valence or the conduction band, depending on the type
of doping atoms. In silicon, e.g., the boron energy level is separated from
the valence band by 45meV [27], which means a small energy is necessary to
ionize the dopants and to create free charge carriers. At room temperature
nearly all dopants are ionized. [28] Fig. 1.1 shows dopants, substituting sili-
con atoms in the crystal lattice. In intrinsic silicon each atom shares its four
valence electrons with adjacent silicon atoms by forming covalent bonds.
Doping atoms have either three or five valence electrons. Boron has only
three valence electrons and when substituting a silicon atom in the crystal
lattice, it accepts an additional electron and becomes ionized. Therefore,
boron is known as an acceptor. When boron is ionized, a positively charged
hole is generated in the valence band. The hole is a mobile and free charge
carrier, participating in p-type conductance, whereas the boron ion stays
fixed in the silicon crystal. Doping increases the hole concentration in the
valence band relative to the electrons in the conduction band. Thus, "the
Fermi level shifts towards the valence band". [29] The number of electrons
decreases with increasing hole concentration and therefore the mass-law ac-
tion np=n2i [27] holds for intrinsic and extrinsic semiconductors. For n-type
conductance the silicon is doped with doping atoms having five valence elec-
trons, such as phosphorus or arsenic. The extra valence electron is donated
to the lattice and a free electron is generated in the conduction band. For
silicon the doping concentrations vary between 1013 cm−3 and 1019 cm−3.
In extrinsic semiconductors the Fermi level is not in the middle of the band
gap any more, as it moves with increasing doping concentration closer to the
valence or conduction band. For very high doping concentrations the Fermi
level lies in the valence or conduction band. This is known as a degenerate
semiconductor. Degenerate semiconductor have electrical properties compa-
rable to metals and thus, they are used to form Ohmic contacts in silicon,
as described in the following sections. For silicon a doping concentration
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above ∼ 1019 cm−3 is considered as degenerated at room temperature. Rel-
ative to the number of silicon atoms of ∼ 5·1022 cm−3, this seems to be a
low concentration .
Si
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Figure 1.1: (a) Silicon lattice with a boron ion substituting a silicon lattice. The boron
ion is negatively charged as it has three valence electrons and it accepted a forth electron
from a silicon atom. When the boron is ionized a positively charged hole is generated in
the valence band, which participates in the p-type conductance. Boron is known as an
acceptor. (b) Phosphorous ion replaces a silicon lattice atom. Phosphorous is a donor
as it has five valence electrons and the extra valence electron is donated to the lattice
which generates a free electron in the conduction band.
1.2 The Transistor, a Semiconductor Device
These days semiconductors are intensively consumed in order to fabricate
electrical devices, such as transistors. In this section, the transistor is in-
troduced. Two types of transistors exist: the current controlled bipolar
transistor and the voltage controlled field-effect transistor (FET). In 1925
Julius E. Lilienfeld patented the first basic principle for a FET. However,
it was only in 1959 that Atalla und Kahng from the Bell Labs achieved a
successful fabrication of a metal oxide field-effect transistor (MOSFET). For
the first point contact bipolar transistor Shockley, Bardeen and Brattain
from the Bell Labs obtained the Nobel price in physics in 1956.
A transistor has three terminals, known as source, drain and gate. Typi-
cally, MOSFETs have a fourth terminal at the substrate. Source and drain
contacts are highly conductive and separated by a channel. Providing, that
charge carriers are present in the channel a current can flow from the source
to the drain contact when a source-drain voltage Vsd is applied. The con-
ductance through the channel can be modified by the gate voltage Vg. The
gate is usually made from a metal or poly-silicon layer.
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A modern generation of FETs are the silicon-on-insulator (SOI) transistors
as shown in Fig. 1.2. In contrast to the classical bulk MOSFET which utilize
reversed pn-junctions to isolate the device from the bulk substrate, the SOI
transistors are isolated by a buried oxide below a silicon device layer. The
advantage of SOI transistors is that the channel and the source drain con-
tacts can have the same polarity. Thereby, the transistor can be operated
in accumulation e.g. p+ - p - p+, without the need for pn-junctions.
Si handle wafer
buried oxide (BOX)
 p  +p +p
 gate oxide
y
x
drain
top gate
source
back gate
Figure 1.2: Structure of a p-type accumulation mode silicon-on insulator field-effect
transistor (SOI MOSFET) shows the source and drain contacted which are separated
by a channel. The channel contains dopants of the same polarity as the semiconductor
region in which it is built. The channel is lightly doped and capacitively coupled to a
gate. When applying a negative gate voltage Vg holes become attracted and an accu-
mulation layer forms in the channel. Then, the transistor is in the accumulation mode.
When a source-drain voltage Vsd is applied a source-drain current Isd flow through the
channel is facilitated. Isd can be modulated by Vg .
1.2.1 Transistor Basics
In this section a p-type accumulation-mode transistor will be introduced, as
such devices are used in this work. The physics of SOI MOSFETs is de-
termined by the thickness of the silicon device layer and its doping concen-
tration. Two types of SOI material can be distinguished: partially depleted
and fully depleted silicon device layers. [30]
Before applying a gate voltage the bands of the semiconductor in a transis-
tor are not flat, but bent. Generally, if a semiconductor is combined with
a gate, that is separated by an oxide, then the bands are bent due to work
function difference between the semiconductor φs and the gate material φm
and oxide charges Qox in the gate oxide. [28] (p.312). To achieve a flatband
condition as shown in Fig. 1.3 a a flatband voltage Vfb has to be applied at
the gate [30]
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Vfg = Vth,acc = φms − Qox
Cox
(1.1)
where φms = φm − φs is the difference between the gate workfunction
φm and the semiconductor workfunction φs, Qox are charges in the oxide
and Cox is the gate oxide capacitance. For accumulation mode transis-
tors the flatband voltage Vfb is equivalent to the beginning of the forma-
tion of a surface accumulation layer. Thereby, Vfb is equal to the thresh-
old voltage for accumulation Vth,acc. Fig. 1.3 a shows the bandstructure of
a p-type MOSFET in flatband condition. p-type transistors have a hole
conductance and therefore to increase the number of holes a negative gate
has to be applied (Fig. 1.3 b). The negative voltage causes the valence
band to bend upwards near the gate oxide-semiconductor surface. The
band bending reduces the energy difference EF -EV , resulting in an increase
of the charge carrier density in the valence band. The potential at the
oxide-semiconductor interface with respect to the intrinsic Fermi level Ei
is called the surface potential ψs. At flatband condition ψs is zero and
negative when the bands bend upwards. [28] In the bulk of the semicon-
ductor the bands are not influenced by the interface, this region remains
neutral. The potential in the bulk is referred to as the bulk potential ψB
with eψB=(Ei − EF ). In the bulk the charge carrier density is described
by Boltzmann statistics ni = NAexp(eψB/kBT ). Therefore the bulk poten-
tial is equal to ψB = (kBT/e)ln(NA/ni). When applying a small positive
voltage, then the bands bend downwards and the channel becomes depleted
from holes. At full depletion of the channel the surface potential ψs becomes
positive and no current is supposed to flow. A surface potential larger than
zero forms a depletion region at the oxide-semiconductor interface. We as-
sume that in the depletion region no free charge carriers exist, since they are
repelled by the electric field. Furthermore, we assume that all dopants are
ionized and we have an abrupt doping profile. The charge in the depletion
region is ρ= -eNA. By solving the Poisson equation in the depletion region
(0≤ x ≤ Wd) [27] (Fig. 1.3 c)
E(x) = −dψ(x)
dx
=
−ρ
ε0εSi
(1.2)
we obtain the electric field distribution in the semiconductor ESi(x) =
eNA(Wd − x)/ε0εSi, where Wd is the width of the depletion layer. The
electric field in the semiconductor changes linearly with x and approaches
zero at the end of the depletion region Wd. To find the potential distribution
ψ(x) we integrate the electric field ESi(x) over the depletion region. Then,
we obtain the surface potential ψs at the oxide-semiconductor interface at
6 Ion-Sensitive Field-Effect Transistor as Sensing Element
ψ(x = 0)
ψs =
eNAW
2
d
2ε0εSi
(1.3)
Rearranging the equation gives the depletion width Wd [27] (Fig. 1.3 c)
Wd =
√
2ε0εSiψs
eNA
(1.4)
The calculated field and potential distributions are only valid in the de-
pletion regime. In accumulation regime there is no depletion layer.
For higher positive gate voltages the bands bend even more and when the
intrinsic Fermi level Ei crosses the Fermi level EF the channel starts to
become populated with electrons at the oxide-semiconductor interface. At
some point the number of electrons is larger than that of holes in a p-type
semiconductor, which is known as inversion. In strong inversion the poten-
tial of the band bending ψs equals to 2ψB and the depletion width reaches
its maximum value of Wd,max (Fig. 1.3 d)
Wd,max =
√
2ε0εSi2ψB
eNA
(1.5)
The SOI material used in this work has a silicon device thickness tSi of
max. 85 nm and a resistivity ρ between 8.5 - 11.5Ω·cm, which is related to
a doping concentration between NA = 4.5·1015cm−3 - 6.1·1015cm−3. This
results in a depletion width between 375 nm and 431 nm. As the depletion
width is larger than the Si device layer, we work with fully depleted SOI
material.
For small Vsd the transistor can be considered as a resistor with a channel
conductance G
G = σ
A
L
(1.6)
where σ is the conductivity, L the channel length and A the channel
cross-section. Here we assume a homogeneous carrier density over the cross-
section. The channel cross-section A can be replaced by the product W · t,
where W and t are the width and thickness of the channel, respectively. The
conductivity σ is given by the product of the number of the charge carriers
ne and their mobility μ. [27]
σ = neμ (1.7)
In the linear regime the number of charge carriers ne per volume induced
in the channel is determined by the product ΔVg(Cox/t), where Vg is the
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Figure 1.3: Figures adapted from Ref. [28]. (a-d) Bandstructure of a p-type bulk
MOSFET. (a) Bands are in flatband condition. EV and EC denote the valence band and
the conduction band energy. EF represents the Fermi energy. qφm is the workfunction
to extract an electron with a Fermi energy of EFm from the gate material. qφs is the
workfunction of the semiconductor. qVfb is the flatband energy. (b) A negative gate
voltage Vg is applied and the bands bend upwards. ψs is the surface potential at the
oxide-semiconductor interface. ψB is the bulk potential in the neutral region of the
semiconductor. ψs>0 and therefore the p-type MOSFET is in accumulation. (c) A
positive gate voltage is applied and the bends bend downwards. The p-type MOSFET
is in depletion. A depletion width Wd forms at the oxide-semiconductor interface. (d) A
higher positive voltage is applied and the bands bend even more downwards. When the
intrinsic Fermi level Ei crosses the Fermi energy, then the oxide-semiconductor becomes
populated with electrons in the p-type semiconductor. Therefore this situation is known
as inversion. At strong inversion ψs equals to 2ψB and the maximum depletion width
Wd,max is reached.
gate voltage, t the channel thickness and Cox is the gate oxide capacitance
per area. Equation 1.6 can be rewritten as follows:
G =
W
L
CoxμVg (1.8)
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where Cox is the gate oxide capacitance per area. This yields a source-drain
current Isd,acc [30]
Isd,acc =
W
L
CoxμVgVsd (1.9)
When considering the threshold voltage Vth (equ. 1.1), we obtain [30]
Isd,acc =
W
L
Coxμ(Vg − Vth)Vsd (1.10)
This equation considers the source-drain current Isd,acc in the surface ac-
cumulation layer, induced by the gate voltage Vg. In accumulation mode
transistors the charge carriers in the bulk silicon device layer can also con-
tribute to the current, if the bulk is not depleted. The bulk current Ibulk
can be derived from Ohm‘s law [30]
Ibulk = VsdG = Vsdσ
WtSi
L
=
WtSi
L
eNAμBVsd (1.11)
with μB as the bulk mobility and tSi is the thickness of the silicon device
layer.
The total source-drain current Isd is the sum of
Isd = Isd,acc + Ibulk (1.12)
For small Vsd it is assumed that the accumulation layer has a constant
thickness along the source-drain direction (y-direction in Fig. 1.2) and a
pinch-off of the channel is not considered as those cases are unlikely to
happen with a small Vsd=0.1V, used in the experiments. Therefore, two
extreme cases can be found in our experiments:
1. The silicon device layer is fully depleted and no accumulation or body
current flows (Fig. 1.4 a): to achieve full depletion the depletion width has
to extend over the total silicon device thickness tSi. This case is achieved
when the top gate voltage Vg,top is larger than the sum of the flatband
voltage at the top oxide-silicon interface Vfb,top and the gate voltage with
respect to flatband necessary to obtain a depletion width Vdepl. This results
in Vg,top > Vfb,top + Vdepl. [30]
Vdepl =
eNAt
2
Si
2εSiε0
+
eNAtSi
Cox
(1.13)
The first term equals to the surface potential ψs and the second term con-
tains the depletion charge Qd = eNAtSi. In both terms the silicon device
layer thickness equals to the depletion width, tSi = Wd.
2. The silicon device layer is in accumulation and both, accumulation and
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bulk currents flow (Fig. 1.4 b): to achieve this case following conditions have
to be met Vg − Vfb,top < 0 and Vg,top − Vfb,top − Vsd < 0. The negative
voltage is necessary to attract holes in the silicon device layer.
 +p
buried oxide (BOX)
Si handle wafer
 +p  +p
buried oxide (BOX)
Si handle wafer
 +p
(a) (b)
 gate oxide gate oxide
metal metal
Figure 1.4: Figure adapted from Ref. [30] showing the cross section of a p-type accu-
mulation mode transistor made from a SOI wafer in different conditions. (a) The silicon
device layer is fully depleted. No accumulation or bulk current flows. (b) The silicon
device layer is in accumulation and an accumulation and bulk current flows.
A negative back gate voltage Vbg can be applied during operation of a
SOI MOSFET. [30] (p.223). The back gate voltage influences the subthresh-
old region in a way that the subthreshold swing increases with increasing
negative back gate voltage. (Fig. 1.5 a) The subthreshold swing S will be
explained in the following section.
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Figure 1.5: (a) Figure adapted from Ref. [30] (p.223). Source-drain current Isd vs. top
gate voltage Vgate,top with the back gate voltage Vbg as parameter. For increasingly
higher negative back gate voltage the current in the subthreshold regime increases. (b)
Source drain current Isd of the orange curve in Fig. 1.5 a on the logarithmic scale vs.
gate voltage Vg . In the logarithmic representation the linear slope is known as the
subthreshold swing S=ΔVg/decade(Isd).
Below the threshold voltage Vth the transistor is in depletion and no cur-
rent flow is expected. However, a small current referred to as the sub-
threshold current exists, that depends exponentially on the surface potential
I ∝ exp(eψs/kBT ). [28] The transfer characteristics plotted with the source-
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drain current Isd on the logarithmic scale shows the subthreshold current
(Fig. 1.5 b). The inverse of the subthreshold slope, known as subthreshold
swing S describes, how much gate voltage has to be applied to change Isd
by one order of magnitude. [30] In fully depleted SOI material the coupling
between the top and back oxide has to be considered. [30] To determine the
subthreshold swing for fully depleted SOI MOSFETs that are controlled by
the top gate voltage Vg,top following relation holds (the back gate voltage is
constant):
S =
dVg
dlog(Isd)
=
ln(10)
dln(Isd)
dV g
(1.14)
with
dln(Isd)
dVg
=
1
Isd
dIsd
dVg
=
1
Isd
dIsd
dψs,1
dψs,1
dVg
=
kBT
e
dψs,1
dVg
(1.15)
where ψs1 is the surface potential at the top silicon oxide interface, due
to the top gate voltage. To determine dVg/dψs1 the capacitance model
shown in Fig. 1.6 can be used. Generally, the oxide-semiconductor interface
contains interface trap states, as explained below. For high interface trap
state densities Dit the trap state capacitance per area Cit , degrades the
subthreshold swing. This results in a subthreshold swing S [30]
S = ln(10)
kBT
e
Cox,1 + C

it,1 +
CSi(C

it,2 + C

ox,2)
Cit,2 + C

ox,2 + C

Si
Cox,1
(1.16)
where Cox,1 and Cox,2 represent the top and back gate capacitance per
area and Cit,1 and Cit,2 are the trap state capacitances per area from the top
and back gate oxide, respectively. CSi is the silicon device layer capacitance
per area defined by CSi = ε0εSi/tSi.
The subthreshold current is regarded as an undesired leakage current and
a limiting factor for device down-scaling, since it becomes a main reason
for power consumption. An ideal subthreshold swing of ln(10)(kBT/e) =
59.5mV/dec at 300K can only be achieved theoretically in the extreme case
for Cox → ∞.
Knowing the trap state capacitance per area Cit from the subthresh-
old swing, the trap state density Dit in eV −1cm−2 can be determined by
e2Dit = C

it . [30] Interface traps degrade the transistor performance when
they are electrically active, which means they can trap and release charge
carriers [28]. The charge of interface traps Qit exists within the forbidden
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Figure 1.6: Capacitor model for a fully depleted SOI MOSFET showing the top and
back gate capacitance per area Cox,1 and Cox,2 and the associated trap state capac-
itances per area Cit,1 and Cit,2, respectively. CSi is the capacitance of the silicon
channel and ψs,1 and ψs,2 are the surface potential at the top and back silicon oxide
interface, respectively. The device is controlled by a top gate voltage Vg,top. [31]
band gap Eg. [28](p.213). The reason for the formation of traps is that
atoms are missing at the surface of the silicon crystal and thereby the four
silicon valence electrons are not always paired or saturated. Unpaired va-
lence electrons are known as dangling bonds and they can form electrically
active traps. Interface traps have an amphoteric character. Trap states
located closely above the valence band are considered as donor-like since
they are positively charged when empty and electrically neutral when oc-
cupied with an electron. Acceptor-like traps are located closely below the
conduction band and they are electrically neutral when empty and nega-
tively charged when occupied with an electron. [28] Interface trap states
can be reduces by surface oxidation as dangling bonds become paired with
oxygen atoms or by annealing in hydrogen atmosphere. [28] (p.214). For
very clean silicon-oxide interfaces the trap state density can be reduced to
about Dit=1010cm−2eV−1. [28] Interfaces with high-k material have higher
trap state densities. [32] A change of the interface trap charge occurs when
a voltage is applied and the Fermi level moves up or down relative to the
energy level of the interface traps. Then the trap states can be filled or
emptied.
Apart from interface traps further trapped charges Qox exist in the oxide
such as fixed oxide charges, mobile ionic charges and oxide trapped charges.
Fixed oxide charges are located very close to the oxide-semiconductor inter-
face, usually they are positively charged and the density is not affected by
the oxide thickness. Mobile ionic charges such as K+ can move within the
oxide layer. Oxide trapped charges originate from defects in the SiO2. In
the beginning these traps are neutral and become charged when a current
passes through the oxide layer. [28]
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1.2.2 Transfer Characteristics
As mentioned in the previous sections the conductance G through the chan-
nel can be controlled by the gate voltage Vg. The curve with the conductance
on the linear scale vs. the gate voltage is known as the transfer characteris-
tics. In the linear representation the transfer curve displays three regimes:
the subthreshold regime, the linear regime and the non-linear regime as
shown in Fig. 1.7 a. In the latter regime the conductance deviates from
linearity due to the source-drain contact resistance and mobility degrada-
tion. The subthreshold regime was introduced in the section above. In the
following section more details about the linear will be given.
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Figure 1.7: (a) Transfer characteristics with conductance G on the linear scale vs.
gate voltage Vg . The gate voltage when a current flow is facilitated, is referred to as
the threshold voltage Vth. The slope in the linear regime is known as transconductance
gm=ΔG/ΔVg . (b) The first derivative of conductance G with respect to gate voltage Vg
results in the transconductance curve gm. The graph of the derivative increases until it
reaches a peak value of gm(max). This value corresponds to the transconductance in the
linear regime. Then, the graph of the derivative decreases due to source-drain contact
resistance and mobility degradation.
For small Vsd and Vg > Vth the transfer curve with G on the linear scale
has a linear regime as shown in Fig. 1.7 a. This regime can be used to deter-
mine the transconductance gm and the threshold voltage Vth. To extract the
latter one a linear fit to the conductance G is extrapolated and the intersec-
tion point with the Vg-axis is equal to Vth. [28] (p.312). The transconduc-
tance gm describes how efficient the gate voltage Vg induces charge carriers
in the channel that contribute to the source-drain conductance G. [33] gm
can be extracted from the first derivative ∂G/∂Vg of the conductance G with
respect to the gate voltage Vg. (Fig. 1.7 b). The graph of the first deriva-
tive shown in Fig. 1.7 b increases until it reaches a peak value of gm(max).
The maximum corresponds to the transconductance in the linear regime.
Then, the graph of the first derivative decreases due to source-drain contact
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resistance and mobility degradation. The bulk current from equation 1.11
amounts to 174 pA with Vsd=0.1V and can be neglected compared to the
accumulation current in the linear regime. Therefore, equation 1.10 can be
used and by rearranging we obtain in the linear regime
gm =
∂G
∂Vg
=
W
L
Coxμ (1.17)
where Cox is the gate oxide capacitance per area, μ the mobility of the
charge carriers and W and L are the width and length of the channel, re-
spectively. When the geometrical dimensions of the structure and the gate
oxide capacitance per area are known, the mobility μ can be extracted.
The mobility μ is related to the drift velocity νD by [27]
νD = μE (1.18)
where E is the applied electric field. Charge carriers in an electric field
are accelerated by the force F=eE to the drift velocity
vD =
eEτc
m
(1.19)
wherem is the mass and τc is the momentum relaxation time between scat-
tering events. Thus, μ is equal to eτc/m. The mobility in semiconductors is
limited by different scattering mechanisms such as bulk phonon scattering,
acoustic phonon scattering, surface roughness scattering and Coulomb scat-
tering. Phonon and Coulomb scattering are temperature dependent. With
increasing temperature the lattice vibrations increase and the mobility is
reduced. However, the thermal velocity increases and carriers have less time
to interact with ionized impurities which results in a reduced Coulomb scat-
tering. [34]
In accumulation mode transistors, charge carriers of the bulk current expe-
rience less scattering events and therefore they have a higher mobility com-
pared to the transport in inversion or accumulation layers, where confined
charge carriers encounter a higher scattering rate due to surface roughness
at the oxide-silicon interface.
1.2.3 Metal-Semiconductor Junction
The above section describes conductance changes through the channel due
to applied gate voltages. One has also to consider the influence of the source
drain contacts on the conductance. Therefore, this section deals with the
metal-semiconductor junctions, needed to form source drain contacts.
The difference between the Fermi level and the vacuum level is denoted
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as the workfunction φ. Usually, metals and semiconductors have different
workfunctions, known as φm and φs, respectively. When a metal is in contact
with a semiconductor the electrons will flow from the material with the lower
workfunction until the Fermi level is the same in both materials. Thereby,
the material with the lower workfunction (metal) will become positively
charged, while that with the higher workfunction (p-type semiconductor)
will become negative.
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Figure 1.8: Band diagram of a metal and p-type semiconductor both separated and
combined, showing the Fermi energy, the workfunction and the electron affinity EF , φ,
χs, respectively. When a metal and semiconductor are combined, electrons will flow
from the material with the lower workfunction until the Fermi level is the same in both
materials. Metal induced gap states pin the Fermi level, which results in a band bending
and the formation of a barrier eφB . Charge carriers from the metal have to overcome the
barrier to enter the semiconductor. The barrier width WB can be significantly reduced
by high doping concentrations in the semiconductor.
Additionally, when a metal is combined with a semiconductor the metallic
wavefunction does not stop abruptly, but it decays exponentially into the
semiconductor and forms a separate band in the semiconductor band gap.
The states are known as metal-induced gap states (Fig. 1.8), which have
properties similar to those of interface states (section 1.2.1). The high den-
sity of gap states fix the Fermi level close to the charge neutrality level, since
the charge carrier density in the semiconductor is too small to counterbal-
ance little changes in the metal-induced gap state density. This results in a
Fermi level pinning [27, 35] and a band bending, which forms a barriers eφB
(Fig. 1.8). In electrical devices, charge carries from the metal have to over-
come this barrier. By high doping concentrations in the semiconductor the
barrier width can be reduced. This allows the formation of Ohmic contacts,
which are characterized by a linear and symmetric source drain current vs.
source drain voltage.
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1.3 Ion Sensitive Field Effect Transistors
The working principle of a FET is briefly reviewed in the previous sections
and in this section the ion-sensitive field-effect transistor (ISFET) will be
introduced. The idea to use an ISFET as a sensor was first reported by
Bergveld in 1970 [10] and based on that work plenty of publications followed.
1.3.1 From MOSFETs to ISFETs
The ISFET can be viewed as a MOSFET in which the metal gate is replaced
by a liquid gate, which is typically an electrode immersed in an electrolyte
solution (Fig. 1.9). The electrolyte is the solution under test, containing
charged particles such as charged (bio)-molecules or ions e.g. protons. The
gate oxide is directly exposed to the electrolyte solution and usually it is
modified with receptors, allowing the specific detection of target species.
For applications of pH sensing it is sufficient to have a bare gate oxide with
hydroxyl groups (-OH) as receptor, since they interact with the protons in
the solution. When the target species react with the receptors, the charged
particles create an ion-sensitive surface potential ψ0 on the sensor surface
that acts similar to an applied gate voltage Vg. The ion-sensitive surface po-
tential ψ0 shifts the threshold voltage Vth as shown in the following equation,
apdapted from Ref. [36] for p-type MOSFETs.
Vth,acc = Eref − ψ0 + χsol − φSi
e
− Qox
Cox
(1.20)
where Eref is the constant potential of the reference electrode, ψ0 the ion-
sensitive surface potential, χsol the surface dipole potential of the solvent
and φSi the workfunction of silicon. The charge Qox denotes trapped charge
in the oxide and Cox is the oxide capacitance.
Note, the threshold voltage is not determined by the metal workfunction
φm as it is known for MOSFET (equ. 1.1) but by the ion-sensitive surface
potential ψ0. All terms are constant except for the ion-sensitive surface
potential ψ0 that depends on the interaction of the target species with the
receptors. Thus, the shift of the Vth is the characteristic electrical signal of
the sensor. Typical transfer curves showing a Vth shift as a function of the
pH value are shown in section 3.1.3.
1.3.2 The Solid-Liquid Interface
When immersing a solid material in a solution usually a surface charge forms
due to differences in the electrochemical potentials between the solid material
and the electrolyte. The surface charge is an excess or deficiency of electrons
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Figure 1.9: (a) Structure of a MOSFET showing the metal gate which is used to mod-
ulate the channel conductance. (b) Structure of an ion-sensitive field-effect transistor
(ISFET) showing that the metal gate of the MOSFET is replaced by a solution under
test, containing charged target species (red circles). The gate oxide is functionalized
with receptors (green structures) and directly exposed to the solution. When the target
species react with the receptors a surface potential builds up that shifts the threshold
voltage Vth. The Vth shift depends on the interaction of the target species with the
receptors and it is the electrical output signal of the ISFET.
at the solid surface that attracts counter ions from the electrolyte. To keep
the system electrically neutral the net charge of the counter ions is equal to
the net surface charge, but of opposite sign. Typically, the counter ions are
surrounded by an aggregate of water molecules. The water molecules are
attracted by the charge of the counter ions since water molecule are dipoles
with an asymmetric charge distribution. When the solid material exhibits
zero net surface charge in the electrolyte the pH value is referred to as the
point of zero charge (pzc) or iso-electric point for that specific material.
Usually, the pH value is used to determine the pzc as protons and hydroxyl
ions influence the surface charge for most of the materials [?].
Counter ions which compensate the surface charge form a double layer that
is structured in different sections. The layer closest to the bulk solution is
called the Gouy-Chapman double layer [37] as shown in Fig. 1.10. In this
layer, ions are not fixed but they tend to diffuse. The counter ions create an
electrostatic potential in the electrolyte that can be described by combining
the Poisson equation with the Boltzmann statistic. [38] The Poisson equation
describes the electrical potential for a given charge distribution and the
Boltzmann statistics is used to determine the ion distribution in the electric
field. The Gouy-Chapman double layer is followed by the Stern layer which
is formed by counter ions in direct vicinity to the solid-electrolyte interface.
The counter ions are surrounded by the water aggregate and the closest
distance to the interface is known as the outer Helmholtz plane (OHP). [37]
In the Stern layer the potential drops linearly. Additionally to the Gouy-
Chapmann-Stern theory the specific adsorption of ions on the surface also
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influences the potential in the double layer. [37] Typically, these ions got rid
of the water aggregates and therefore they can approach the surface much
closer, to a distance known as the inner Helmholtz plane (IHP). The length
over which the potential decays into the bulk solution is denoted as the Debye
length LD. [38] It is the characteristic length of the diffusive layer thickness
and inversely proportional to the square root of the ion concentration as
shown in the following equation
LD =
√
εrε0kBT
2LAe2Ic
(1.21)
LA is the Avogadro constant and Ic the ionic strength. The ionic strength
is defined as Ic = 1/2
∑
ciz
2
i , where ci is the molar ion concentration and zi
the charge number of the ion. [39]
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Figure 1.10: Figure adapted from Ref. [37]. Schematics of the double layer formed
at a solid material that is immersed in a solution. Due to electrochemical differences
between the material and the electrolyte a surface charge forms which is compensated
by counter ions (red circles) in the solution. The counter ions are surrounded by water
molecules (blue circles) forming a water aggregate. The ions create a potential drop in
the solution that is shown by the red solid line. The length over which the potential
V decays into the bulk solution is known as the Debye length, the characteristic length
for the thickness of the diffusive layer. The closest approach of ions containing the
water aggregate is known as the outer Helmholtz plane (OHP). Specific adsorption of
ions without the water aggregate approach the surface to a distance known as the inner
Helmholtz plane (IHP).
1.3.3 pH Response of ISFETs
The pH response of ISFETs can be described by the Gouy-Chapman-Stern
theory and the site-binding model (SBM). The later one describes the charg-
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ing mechanism of oxide surfaces, submersed in solutions. The SBM was first
introduced by Yates et al. [40] and later improved by Healy et al. [41], Bousse
et al. [42] and van Hal et al. [43]. A review about the development of the
ISFET theory during the last decades was published by Bergveld. [36] As
mentioned in the section about the double layer, a surface charge builds
up when a solid material is submerged in a solution. The pH value can be
measured with insulators used in semiconductor technology such as SiO2
or Al2O3. Nowadays the sensing properties of high-k materials e.g. HfO2
are investigated. In the SBM it is assumed that the oxide surface is hy-
drated which means it is covered with hydroxyl groups (OH-groups) and
these groups have an amphoteric character as they have the ability to ac-
cept or donate protons (Fig. 1.11). Therefore, the oxide surface contains
surface hydroxyl groups which are neutral MOH, or protonated (positively
charged, MOH+2 ) or deprotonated (negatively charged, MO
−), depending
on the pH of the bulk solution. M represents the parent material of the
oxide and the corresponding surface reactions are: [42, 43]
MOH MO− +H+s ; Ka =
νMO−aH+s
νMOH
(1.22)
MOH+2 MOH +H+s ; Kb =
νMOHaH+s
ν
MOH+2
(1.23)
where Ka and Kb are the dimensionless dissociation constants, νi the
number of sites per area and a
H+s
the activity of the surface protons. The
activity a is proportional to the concentration c and defined as ai = γici,
where ci is the molar ion concentration and γi is the activity coefficient. [44]
OH 2+OH-O
gate oxide
pH>pzc pH<pzc
Figure 1.11: Hydroxyl groups (-OH) on an oxide surface can react in three different
ways when the oxide is submerged in a pH solution. If the pH value of the solution
matches the pH value of the point of zero charge (pzc), then the net surface charge will
be zero, which means the number of MO− and MO+2 is equal. If the pH value is larger
than the pzc then the hydroxyl groups are deprotonated and negatively charged. If the
pH value is smaller than the pzc then the hydroxyl groups are protonated and positively
charged.
The total number of surface sites Ns per unit area is given by the sum [42,
43]
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Ns = νMOH + νMO− + νMOH+2
(1.24)
The protonated MOH+2 and deprotonated MO
− sites generate a surface
charge σ0 [42, 43]
σ0 = e(νMOH+2
− νMO−) (1.25)
The surface charge σ0 creates an ion-sensitive surface potential ψ0 that
causes a difference in the proton activity between the surface a
H+s
and the
bulk solution a
H+
B
due to the Boltzmann statistics [42, 43]
a
H+s
= a
H+
B
exp(−eψ0/kBT ) (1.26)
This can be translated into the Nernst equation
ψ0 = 2.3
kBT
e
(pHs − pHB) (1.27)
where the pH is defined by pH=-log(aH+).
The surface charge σ0 in equation 1.25 can be written as a function of
the a
H+s
and the total number of available surface sites Ns by combining
equation 1.22 - 1.24 as follows [43]
σ0 = eNs
a2
H+s
−KaKb
KaKb +KbaH+s + a
2
H+s
(1.28)
When altering the surface pH by an infinitesimal value the surface charge
changes by [36, 45]
∂σ0
∂pHs
= −eβint (1.29)
where βint is the intrinsic buffer capacity of the oxide surface. βint ex-
presses the ability of the surface to buffer little changes in the surface pH,
but not in the pH of the bulk solution. This results in a surface buffer
capacitance Cs
Cs =
e2βint
2.3kBT
(1.30)
The surface buffer capacitance Cs is specific for each oxide type e.g. Al2O3
has a higher Cs than SiO2. [46]
Due to the charge neutrality the charge in the double layer σDL is equal
to the charge on the oxide surface, but of opposite polarity as expressed by
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following equation [43]
σDL = −Ciψ0 = −σ0 (1.31)
with Ci being the integral double layer capacitance resulting form the
Gouy-Chapman-Stern model. The ability of the surface to store charges
due to changes in the potential is represented by the differential double
layer capacitance Cdl [43]
∂σ0
∂ψ0
= −∂σDL
∂ψ0
= Cdl (1.32)
Combining equation 1.29 and 1.32 results in the expression for the surface
potential change as a response to little changes in the surface pH [43]
∂ψ0
∂pHs
=
∂Ψ0
∂σ0
∂σ0
∂pHs
=
−eβint
Cdl
(1.33)
The Nernst equation relates pHs to pHB
∂ψ0
∂pHs
= 2.3
kBT
e
(1− ∂pHB
∂pHs
) = −eβint
Cdl
(1.34)
∂pHB
∂pHs
=
eβint
2.3kBTCdl
+ 1 (1.35)
∂ψo
∂pHs
=
∂ψ0
∂pHB
∂pHB
∂pHs
(1.36)
The pH response of the surface oxide can be expressed by
∂ψ0
∂pHB
=
∂ψ0
∂pHs
∂pHs
∂pHB
=
−eβint
Cdl
(
e2βint
2.3kBTCdl
+ 1)−1 (1.37)
∂ψ0
∂pHB
= −2.3kBT
e
α with α = (
2.3kBTCdl
e2βint
+1)−1 = (
Cs
Cdl + Cs
) (1.38)
α is a dimensionless parameter that varies between 0 and 1, depending on
the differential double layer capacitance Cdl and the surface buffer capaci-
tance Cs. If α equals one then the maximum pH response of 59.5mV/pH
at 300K will be achieved, which is also known as the Nernst limit. As
equation 1.38 shows, α reaches one only if Cs  Cdl. This condition is
not fulfilled by all gate oxides, e.g. SiO2 has a small surface buffer capaci-
tance compared to Al2O3 or HfO2 and therefore ISFETs with SiO2 as gate
oxide achieve typically a pH response of ∼ 30mV/pH [36, 47], whereas the
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counterparts with Al2O3or HfO2 exhibit a full Nernstian pH response of
59.5mV/pH at 300K. [17, 18]
1.4 Introduction to Noise
In the previous sections we mainly focus on the signal of SiNW-ISFETs and
we completely neglect the influence of noise. This is careless, as noise is a
random and uncorrelated fluctuation of the signal over time and it can be
observed in all conductive materials. [34] For electronic systems, especially
for sensors, noise is a fundamental issue as it determines the resolution of
the signal. The generation of noise can be categorized in two groups: exter-
nal sources originating e.g. from AC power lines or mechanical vibrations
and internal sources such as oxide traps, lattice defects and charge scat-
tering. [34] External noise sources can be removed, however internal noise
cannot be eliminated - unwanted internal noise effects can only be mini-
mized. Therefore, it is essential to have a better understanding of the differ-
ent noise components and their mechanisms. In this section internal noise
components are introduced such as thermal noise, shot noise, generation
and recombination noise and 1/f noise. Typically, these noise components
have different magnitudes and the total noise is a sum over all of them.
The mechanisms behind 1/f noise is an ongoing controversial debate and
the community agreed on few models, that will be briefly discussed in the
following section.
1.4.1 Thermal Noise
Thermal noise, or Johnson-Nyquist noise is caused by thermodynamic fluc-
tuations of charge carriers in a material. A resistor with R at non-zero
temperature generates a thermal noise, regardless if a source-drain voltage
is applied. The power spectral density of the voltage fluctuations SV due to
thermal noise is given by [34]
SV = 4kBTR (1.39)
The unit of the power spectral density for voltage noise is V 2/Hz. Ther-
mal noise is frequency independent and called white noise (Fig. 1.12).
1.4.2 Shot Noise
Shot noise is produced when charge carriers cross a potential barrier such
as Schottky barriers or pn-junctions independently of each other and at
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Figure 1.12: Figure adapted from Ref. [34]. For the characterization of noise it is a com-
mon method to translate the fluctuations in the time domain by Fourier transformation
to a noise spectrum with the power spectral density S vs. frequency f . Different types
of noise sum up to the total noise (green line). Thermal and shot noise are frequency
independent, which is in contrast to 1/f noise and the generation and recombination
noise.
random. [34] The current crossing the barrier generates a current noise with
a power spectral density SI of
SI = 2eI (1.40)
where I is the DC current across a barrier. [34] The unit of the power
spectral density for current noise is A2/Hz. Shot noise is, like thermal
noise, independent of the frequency, as shown in Fig. 1.12. Shot noise is less
relevant for MOSFETs and therefore not considered in this work.
1.4.3 Generation and Recombination Noise
Generation and recombination noise in semiconductors is caused by random
trapping and releasing of charge carriers in trap states located close to the
semiconductor-oxide interface, which results in fluctuations in the number
of free charge carriers. Charge carriers can be captured only, if the Fermi
level is located few kBT away from the trap states. Otherwise the traps
are full or empty for most of the time and do not significantly contribute
to noise. [34] The power spectral density of generation and recombination
noise has a Lorentzian shape [34]
S ∝ τ
1 + (2πf)2τ2
(1.41)
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as shown in Fig. 1.12, where τ is the time constant of charge carriers.
Two special cases of generation and recombination noise exist:
1. If only few trap states are involved in the generation and recombination
noise, the fluctuations show a random switching between two or few discrete
levels, similar to a telegraph signal with on/off-states. This special form of
noise is known as random telegraph signal (RTS).
2. A superposition of generation and recombination noise with certain time
constants τ produces 1/f noise, as discussed in the section below.
1.4.4 1/f Noise
1/f noise, or flicker noise is characterized by a power spectral density S
S ∝ f−γ (1.42)
where γ is in the range between 0.7-1.3 [34] (Fig. 1.12).
1/f noise is present in semiconductors, metals and superconductors under
bias. The superposition of generation and recombination noise from a large
number of traps can generate 1/f noise, as demonstrated in Fig. 1.13 by an
example with four Lorentzians superimposed to 1/f noise. [34]
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Figure 1.13: Figure adapted from Ref. [34]. Noise spectrum with the power spec-
tral density S vs. frequency f shows the superposition of four Lorentzians with 1/f2
behaviour, resulting in a 1/f dependence.
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1.5 1/f Noise Models
To explain the 1/f resistance fluctuations in transistors two approaches can
be pursued:
1. fluctuations in the resistance due to fluctuations in the gate
2. intrinsic channel resistance fluctuations
These two approaches are the reason, why the origin of 1/f is still under
discussion. For both approaches experimental data was found and different
models were developed which will be introduced in the following section.
1.5.1 Gate Fluctuations
Behind the gate fluctuations, two different mechanisms exist:
Trap State Noise Model
In this model, tapping and detrapping of individual charge carriers into
trap states close to the semiconductor-oxide interface cause 1/f noise. This
1/f model was first formulated by McWhorter [48], who observed at the
germanium-oxide interface 1/f noise. In 1957, he claimed that, 1/f noise is
a surface phenomena for samples with a conductance close to the surface,
as the quality of the surface determines the noise density. [49]
Trap state that randomly catches and releases charge carriers generates a
fluctuation in the gate oxide charge with a power spectral density SQox . This
results in fluctuations of the power spectral density of the flatband voltage
SVfb in the units V
2/Hz as follows [34]
SVfb =
SQox
C2ox
(1.43)
Equation 1.43 can be rearranged into
SVfb =
SQox
C2ox
=
e2Not
WLC2ox
1
f
(1.44)
where Not are the trap state density per area in cm−2. The relations
SQox = eNotWL/f and Cox = C

oxWL were used.
In this model, the power spectral density of the flatband voltage fluctuations
SVfb is a constant and independent of the applied gate voltage Vg. This is
the main characteristics of 1/f noise, originating from gate fluctuations.
The power spectral density of the flatband voltage fluctuations SVfb is equiv-
alent to the gate referred voltage noise SV G in the units V 2/Hz. [50] SV G
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is a mathematical construction and it represents the external noise, that
one would have to put on the gate to obtain the same source drain current
noise. [50] SV G can be related to the source drain current noise SIsd in the
units A2/Hz as follows [50]
SVfb = SV G =
SIsd
g2m,Isd
(1.45)
where gm,Isd is the transconductance given by gm,Isd = ∂Isd/∂Vgate.
By combining equation 1.45 with equation 1.44 and rearranging, we obtain
a source drain current noise SIsd
SIsd = SVfbg
2
m,Isd =
e2Not
WLC2ox
1
f
g2m,Isd (1.46)
It is a common method to normalize the source drain current noise SIsd
by the source drain current squared I2sd.
SIsd
I2sd
=
e2Not
WLC2ox
1
f
g2m,Isd
I2sd
(1.47)
Dielectric Polarization Noise Model
In this model the gate fluctuations are explained by the dielectric polariza-
tion noise model, reported by Clement et al. [51]. In the dielectric polariza-
tion noise model, the noise originates from thermal fluctuations of dipoles
in the gate oxide. Thus, SV G is based on thermal noise, with the resistance
R replaced by the real part of the impedance Re(z)
SV G = 4kBTRe(Z) =
2kBTtgδ
πCoxf
(1.48)
where tgδ is the dielectric loss tangent of the dielectric, defined by tgδ =
Re(Z)/|Im(Z)| = 2πfCoxRe(Z). In this model, the initially white thermal
noise obtains a 1/f characteristics due to the complex impedance of the
dielectric material.
1.5.2 Intrinsic Channel Fluctuations
The intrinsic channel fluctuations can be explained by Hooge‘s empirical
relation for 1/f noise. Hooge‘s empirical formula states that for a homoge-
neous sample the resistance and thereby further quantities fluctuate as [49]
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SR
R2
=
SIsd
I2sd
=
SVsd
V 2sd
=
αH
Nf
(1.49)
where N is the number of charge carriers and αH is the dimensionless
Hooge parameter.
Noise following Hooge‘s empirical relation is "inversely proportional to the
total number of free charge carriers". [52] For transistor noise, N is replaced
by the number of charge carriers in the channel [49] N = WLQ/e, where
W and L are the width and length of the channel, respectively and Q is
the charge per area. The normalized source drain current noise SIsd/I2sd is
thus given by [53]
SIsd
I2sd
=
eαH
fWLQ
(1.50)
Equation 1.50 can be rearranged into
SIsd
I2sd
=
eαHμR
fL2
(1.51)
where the relation Q=CoxVg and equation 1.9 were used.
The gate referred voltage noise can be obtained from combining equa-
tion 1.51 with SV G = SIsd/g2m,Isd (compare equation 1.45)
SV G =
eαHμVsdIsd
fL2g2m,Isd
(1.52)
In this model the gate referred voltage noise contains the source drain current
Isd that depends on the gate voltage Vg. Thus, it is not constant as in the
gate fluctuation model.
2
Fabrication of Silicon Nanowire Sensors
For the fabrication of SiNW sensors several techniques are published in lit-
erature [14, 15], which, however are divided in two main categories: the
bottom-up or top-down approach. In the bottom-up approach nanowires
are chemically synthesized from precursor gases and metallic nanoparticles
are used as catalyst. [14] The diameter of the nanowire is defined by the
diameter of the catalyst. The advantage of the bottom-up approach is that
nanowires with well-controlled doping concentrations and electrical proper-
ties and diameters <20 nm can be grown. [54] However, a precise control
over the diameter is lacking. Furthermore, the formation of Ohmic con-
tacts, as well as the technique to assemble grown nanowires into functional
devices are obstacles which have to be overcome in the future. Starting
from a bulk material and "carve" it into the desired shape by using con-
ventional semiconductor fabrication techniques like lithography and etching
procedures is referred to as the top-down approach. The top down approach
allows a precise control over the dimensions and position. The down-scaling
to nanostructures is restricted by the limitations of lithography, which is
usually a cost-intensive fabrication step. In this work SiNW-ISFETs were
fabricated following the top down approach, as described in this chapter.
Detailed process parameters are given in the appendix C.
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2.1 Sensor Design
The SiNW-ISFET shown in Fig. 2.1 has 48 SiNWs per sample which are
arranged in four arrays. Each array contains twelve SiNWs, sharing the
same common drain contact as shown in the red square of Fig. 2.1 a and
the enlarged view in Fig. 2.1 b. Twelve SiNWs are subdivided in six SiNWs
having the same SiNW width. In total, eight different SiNW widths ranging
from 100 nm to 1μm are integrated on one sample. Each SiNW can be
addressed individually by one of the 48 source contacts. The source and
drain contacts are implanted and metallized as described in the following
sections. The dark green regions in Fig. 2.1 a represent the metallization
pattern. To electrically isolate the contact leads from the liquid environment,
SU-8 microchannels are formed on top of the SiNWs, as shown in Fig. 2.1 d.
Only the area within the opening of the microchannel is exposed to the
environment. Fig. 2.1 c shows alignment marker used for electron beam
lithography and optical lithography.
The large number of 48 SiNWs integrated on one sensor allows to carry out
diverse experiments. Some of them will be presented in this thesis, e.g., the
systematic study on the influence of the SiNW width on the pH response and
the noise properties. Additionally, the surface of the as-fabricated SiNWs can
be modified with receptors that are sensitive to selective species like K+ or
Na+ ions. Different functionalization of individual arrays can be realized by
sending solutions of surface chemistry through a PDMS microfluidic system,
integrated on top of the SiNWs. Typically, the PDMS microfluidic system
shown in Fig. 2.1 a is used to conduct the analyte over the SiNWs.
2.2 Silicon On Insulator as Substrate
As substrate material we used a silicon on insulator (SOI) wafer from Soitec [55],
fabricated with the Smart Cut [55] process technology. A SOI wafer consists
of three layers: the Si device layer on top, the Si handle wafer at the bottom
and in between a buried SiO2 layer. The material used had a 88 nm thick
p-type (100) Si device layer with a resistivity of 8.5-11.5Ω·cm on top of a
145 nm thick buried thermal SiO2 layer. The Si handle wafer had a low
p-type doping with a resistivity of 8-22Ω·cm.
2.3 Thermal Oxidation of Si Device Layer
In the first step we oxidized the Si device layer in order to grow 10 nm
thermal oxide. The thermal oxidation of Si was performed at a temperature
of 1050 ◦ C with molecular oxygen O2, instead of water vapour. Therefore,
2.4. Alignment Markers for Electron Beam Lithography 29
common drain contact
9 mm
9 
m
m
P
D
M
S
flu
id
ic
P
D
M
S
fluidic
drain contact dr
ain
 co
nta
ct
dra
in 
co
nta
ct drain contact
source contacts
SiNW
one array
SU-8
micro
channel
SU-8
microchannel
optical lithography
alignment marker 
electron beam 
alignment marker
(a) (b)
(c) (d)optical lithography
alignm
ent m
arker
Figure 2.1: (a) Design of the SiNW-ISFET. One sensor contains 48 SiNWs which are
arranged in four arrays with twelve SiNWs sharing the same drain contact. The SiNWs
can be addressed individually. On top of the SiNWs a PDMS microfluidic system is
integrated to conduct the analyte over the SiNWs. The red and orange squares mark the
position of Fig. b and Fig. c, respectively. (b) One array with twelve SiNWs connected
to the common drain contact is shown. Black arrows indicate the optical lithgraphy
marker and the SU-8 microchannel, aligned to the SiNWs. The black square shows the
position of Fig. d. (c) Black arrows indicate alignment markers, needed for the overlay
exposures done by optical and electron beam lithography. (d) Three SiNWs embedded
in a SU-8 microchannel are shown. Only the SiNWs are exposed to the analyte. The
contacts are covered by the SU-8 layer and thereby electrically isolated.
the growing method is known as "dry oxidation" and the chemical reaction
is as follows:
Si+O2 → SiO2 (2.1)
The oxidation reaction takes place at the Si/SiO2 interface, meaning that
Si is consumed while the SiO2 thickness grows. [56] (p.94). The Si thickness
shrinks by 44% of the final oxide thickness. Thus, the thermal growth of
10 nm SiO2 reduces the Si device layer thickness by 4.4 nm down to approx.
84 nm. The SiO2 layer was used as an etch mask, described in the following
sections.
2.4 Alignment Markers for Electron Beam Lithography
For the sensor fabrication we used the electron beam writer Vistec EBPG
5000+, that was operated at a fixed acceleration voltage of 100 keV. Electron
beam lithography (EBL) is an important technique to define nanostructures.
The complex structure of a SiNW-ISFET requires more than one ELB step.
Therefore, alignment markers are required which allow a precise alignment
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of overlay exposures. As subsequent process steps did not allow metallic
markers, we defined the electron beam markers shown in Fig. 2.1 c by 1μm
deep trenches, etched into the substrate.
The electron beam alignment markers were aligned to the Si <110> di-
rection, in order to align all following exposures along this direction. To
fabricate 1μm deep trenches we had to etch from the top side of the SOI
wafer into the Si handle wafer. Silicon and SiO2 are etched in plasma, based
on fluorine gases such as SF6, CF4, CHF3 and SiF4. The etch rate depends
on the concentration of atomic fluorine as Si and SiO2 reacts with the flu-
orine to a volatile gas SFx. [57] (p.134). The oxide layers and the Si layer
were etched with plasma containing CHF3 gas and a gas mixture of CHF3
and SF6, respectively.
2.5 Sensor Patterning by Electron Beam Lithography
In the next step, the sensor pattern was defined relative to the alignment
marker by EBL in the negative type resist nLOF 2000 series.
During EBL an electron beam is accelerated down a column and focused by
electrostatic and electromagnetic lenses. The fine focus is done near the end
of the column. For the pattern definition a focused electron beam interacts
with resist, coated on a sample.
The resolution of the EBL is mainly limited by the resist chemistry, the di-
ameter of the electron beam and the scattering of electrons in the resist and
substrate. Scattering is an undesired process as electrons from the exposure
of a structure also contribute to the exposure of the adjacent structures.
This process is called proximity effect. Two scattering processes are respon-
sible for the proximity effect:
In forward scattering the incident electron collides with an electron from
the atom of the exposed material. Both electrons interact in an inelastic
scattering event, that causes the incident electron to change the direction of
the trajectory. The scattering angle is usually small.
In backscattering the electrons collides with the heavy nucleus which results
in elastic scattering. This means, the incident electron changes its direc-
tion, possibly in a large angle. If the elastic scattering events occur in the
substrate, the electron can even be backscattered into the resist, with a
significant distance to the originally exposed area. Backscattered electrons
also expose the resist that results in deviations from the dimensions and a
reduced contrast between exposed and unexposed regions.
The LayoutBeamer software GenISys was used to convert the sensor pat-
tern into a compatible file for the electron beam writer. The software also
includes a function to correct the dose distribution for proximity effects, as
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Figure 2.2: (a) Exposure dose distribution simulated with LayoutBeamer for the whole
sensor design and corrected for proximity effects, which appear due to backscattered
electrons, exposing adjacent regions. Blue colour represents a smaller dose, mainly used
for the centre of large structures, such as contact pads and leads. (b) Large structures
are exposed with a high beam current of 50 nA. Black squares indicate extracted regions
which contain high-resolution structures in the design. (c) The pattern of extracted
regions in Fig. b. includes fine structures, such as SiNWs which are exposed with a
smaller beam current of 2 nA to achieve a higher resolution. Due to the narrow and
isolated features of SiNWs it is not necessary to correct the exposure dose for proximity
effects. Thereby the exposure dose is homogeneously distributed along the SiNW.
shown in Fig. 2.2. Mainly the dose distribution in large structures like the
contact pads and leads was corrected in a way that the dose in the centre
of large structures was reduced (Fig. 2.2 b). Narrow and isolated structures
like the pattern of the SiNWs are not affected by the proximity effect correc-
tion (Fig. 2.2 c). Due to the proximity effect correction in large structures,
the low exposure dose of 168μC/cm2 for nLOF in combination with a high
beam current of approx. 50 nA it was feasible to expose with the electron
beam writer on the wafer scale level.
Up to 28 devices, arranged in unit cells of 2 x 2 sensors as shown in Fig. 2.3
were exposed in one EBL step during three hours. The exposure of smaller
structures such as shown in Fig. 2.2 c was more time consuming as the beam
current was reduced to 2 nA to expose with a smaller beam diameter which is
necessary for higher resolutions. After exposure, the nLFO resist was baked
to finish cross-linking and developed. Only the cross-linked resist remained
on the sample, acting as a mask for the following process step.
2.6 Dry and Wet Etching of the Sensor Pattern
The resist pattern, defined in nLOF by EBL, was transferred by reactive ion
etching (RIE) into the 10 nm thick thermal SiO2 layer. Typically, SiO2 is
etched with plasma gases containing fluorine. [57] The presence of fluorine
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Figure 2.3: (a) Unit cell of 2cmx 2cm, containing 2 x 2 sensor designs. (b) Photograph
shows wafer scale fabrication of seven unit cells (2 cmx2 cm), resulting in 28 sensors.
All unit cells were exposed in one lithography step.
forms fluorcarbon polymers during the etching process which deposit at the
sample surface and passivate it. [57] (p.165). This hinders further chemical
reactions. Fluorcarbon residues cannot be easily removed by plasma chem-
istry, but by sputtering process. [57] (p.167). Therefore, a gas mixture of
CHF3 and Ar was introduced for the SiO2 etching. The additional Ar is
a chemically inert gas, reacting neither with fluorcarbon residues nor with
SiO2. However, due to the applied voltage in the RIE chamber, the highly
energetic and heavy Ar ions impinge the sample surface and remove material
that is hit by the bombarding ions, comparable to a sputter process. Sput-
tering is a non-selective process and apart from the fluorcarbon polymers
also the resist and the SiO2 are attacked.
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Figure 2.4: (a) Schematic cross-section of a wet etched SiNW fabricated from a (100)
silicon on insulator (SOI). It shows the top and bottom width of the SiNW, Wtop and
Wbottom, respectively. The sidewalls are denoted as Wside. (b) Scanning electron
micrograph shows the cross-section of a wet etched SiNW. The arrows indicate the
Si (100) plane on top and the SiNW walls fromed by Si (111) planes.
Then the sample was dipped in buffered hydrofluoric acid for a few seconds
to remove the remaining oxide. Directly afterwards the Si was wet chemi-
cally etched in tetramethylammonium hydroxide (TMAH) and 10 vol.% iso-
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propanol (IPA). During this step, the patterned SiO2 served as etch mask.
The additional IPA in the etchant supported a smooth etching of the sur-
face planes. nLOF resist could not be used as mask material for the wet
etching of Si as nLOF is not resistant to basic solutions, such as TMAH.
The wet etching of Si depends on the crystallographic orientation of the
silicon planes, known as anisotropic etching. The Si(111) planes are etched
about 100 times slower than other planes, resulting in a trapezoidal shape
of the nanowire cross-section. The Si(111) planes form the side walls of the
SiNWs under an angle of 54.7 ◦ with respect to the Si(100) plane. [56] (p.168)
(Fig. 2.4 a-b). In the following, the width of the SiNW will be referred to as
the top width Wtop, as illustrated in Fig. 2.4 a. As the design is orientated
along the Si <110> direction, the underetch of the SiNWs was negligible,
leading to structure dimensions in conformity with the design as shown in
Fig. 2.5 a-d.
An alternative to the wet etching of the SiNW is the reactive ion etching.
This approach was not pursuit as it was shown by Ref. [58] that reactive ion
etching degrades the device performance.
200 nm 300 nm
100 nm
(b)
(c) (d)
200 nm
(a)
Figure 2.5: (a-d) Scanning electron micrograph of wet etched SiNWs from a tilted and
a top view with widths ranging from Wtop=100 nm to 300 nm.
2.7 Source -/and Drain Contact Implantation
In the following step, source and drain contacts were formed. To form con-
tacts to Si the number of free charge carriers in Si has to be increased. In our
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case, this was achieved by implanting doping ions into Si (see section 1.1).
During implantation the whole sample was exposed to the ion beam. We
intended to implant only the selected area of the source/drain contacts and
contact leads. The area which should not be implanted had to be protected
by an implantation mask. As mask material we used the positive tone resist
poly(methyl methacrylat) PMMA, patterned by EBL in an overlay exposure,
according to the design of the source and drain contact pads and contact
leads shown in Fig. 2.1.
Implantation energy, penetration depth of ions and the PMMA thickness re-
quired for a substantial masking effect were simulated with the open-access
software package SRIM (stopping and range of ions in matter) [59]. The
implantation profile is shown in Fig. 2.6. It shows that an energy of 43 keV
is required to implant BF+2 ions into the 85 nm thick Si device layer with
10 nm SiO2 on top. The implantation dose was 2.3·1015 atoms/cm2. The
10 nm of SiO2 remained on the sample to reduce channeling effects.
Channeling of doping ions can occur due to the crystalline structure of Si. It
means, that ions travel along a crystallographic direction, e.g. the Si<100>
direction, where they collide nearly elastic [60, 61]. The small energy loss
causes ions to travel long distances and they stop mainly due to electronic
drag. The uncontrolled travel leads to considerable differences in the im-
plantation depth. Methods to reduce channeling effects are to deposit a
thin oxide, causing a scattering collisions of the ions before entering the lat-
tice, or to implant off-axis, at an angle of 7 ◦ between the ion implantation
direction and the surface normal. [61] To ensure that the doping ions stop
in the Si device layer both methods were used.
As doping ions we used the compound of boron with fluorine. In fact, only
boron increase of the number of free charge carriers in Si. However, the com-
pound makes the doping ion heavier and heavy ions knock Si atoms easily
out of the lattice and make the implanted area amorphous. The high degree
of amorphization is needed for the electrical activation of the doping ions,
as they can only contribute to conduction, if they replace a Si atom in the
crystal lattice (see section 1.1).
Fig. 2.7 shows a scanning electron micrograph of the sample after implanta-
tion. The dark regions inside of the Si contact leads indicate the amorphous
region, which are damaged during the bombardment with doping ions.
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Figure 2.6: Stopping and range of ions in matter (SRIM) simulation shows the implan-
tation profile of BF+2 doping ions, having an implantation energy of 43 keV. The y-axis
shows (atoms/cm3) / (atoms/cm2) and multiplied by the implantation dose (atoms/cm2)
it gives the ion concentration (atoms/cm3). The x-axis shows the penetration depth in
the target. The simulation shows that an energy of 43 keV is required to implant BF+2
ions into the 85 nm thick Si device layer. The 10 nm thick thermal SiO2 layer on top of
the Si device layer avoids a channeling of doping ions. In PMMA resist the doping ions
reach a penetration depth of 200 nm. To achieve that only source/drain contacts and
contact leads became implanted, a PMMA implantation mask covered regions, such as
the SiNWs which had to retain the original doping concentration. The simulation shows
that a PMMA thickness of 200 nm is sufficient to prevent ions penetrating into the Si
device layer.
2.8 Thermal Activation of Dopants
The electrical activation of dopants requires a thermal annealing, as dopants
can only contribute to the electrical conductance if they replace a Si atom
in the crystal lattice. The annealing temperature provides energy to re-
pair the implantation damage by recrystallization of the amorphous regions.
During recrystallization, dopants diffuse through the material in order to
find an appropriate site to replace a Si atom in the crystal lattice. To
estimate the distance over which the dopants diffuse we use following equa-
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Figure 2.7: (a-b) Scanning electron micrographs show SiNWs connected to implanted
source and drain contact leads. The dark pattern indicates amorphous regions due to
implantation damage. SiNWs are not implanted.
tion: L = 2
√
Dt [62], where L is the diffusion length, t the annealing time
and D the diffusion constant. D depends on the temperature as follows:
D(T ) = D0exp(−EA/kbT ). [62] D0 is the diffusion coefficient, EA is the
activation energy, T the temperature and kB the Boltzmann constant. D0
and EA are influenced by the dopant concentration and the implantation
damage.
The samples were annealed in a rapid thermal annealing (RTA) oven at
950 ◦ C in forming gas atmosphere for 6minutes. Using values for D0 and
EA from Ref. [62] in combination with the used process parameters, a dif-
fusion length of 22 nm is estimated in crystalline Si. In amorphous regions
the diffusion length increases to 930 nm. In fact, the equations provide an
approximation between the real and the estimated diffusion length. How-
ever, the result implies that the diffusion length is much closer to the smaller
value of 22 nm for dopants diffusing away from the implanted area in crys-
talline regions - without damages. Thus, we assume that SiNWs retained
the original resistivity.
During the annealing step the fluorine volatilized.
2.9 ALD Deposition of Gate Oxide
Following thermal activation of dopants, the whole sample was covered with
the gate oxide, grown by atomic layer deposition (ALD) which is known for
a conformal coating, with a high quality thin film and a low pin hole density.
The atomic layer-by-atomic layer deposition allows a precise control of the
film thickness. [63] We could select between two high-k oxides, Al2O3 and
HfO2. The term high-k refers to the dielectric constant k which is higher
than 3.9 for SiO2. Further advantage of HfO2 is its chemical inertness to
acidic or basic solutions, apart from hydrofluoric (HF) acid based solutions.
Directly, prior to the ALD deposition the samples were cleaned according
to the Radio Corporation of America (RCA) cleaning procedure [64, 65]
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(see appendix C), starting with a Piranha etch to remove organic contam-
inants, followed by standard RCA 1 and 2 cleaning to remove organic and
metallic contaminants, respectively. [56] Between the Piranha and the RCA
1 cleaning the samples were immersed in buffered hydrofluoric acid to re-
move the thermal oxide, used as etch mask and screening oxide during the
implantation. After the standard RCA 1 cleaning the samples were dipped
again in buffered hydrofluoric acid to remove the native oxide that formed
in the cleaning bath due to the oxidizing nature of the chemicals. No further
buffered dip was done after the standard RCA 2 cleaning.
2.10 Contact Metallization and Annealing
To complete the contact fabrication the pattern of the contacts was defined
by optical lithography in the nLOF series 2000 resist.
Optical lithography uses UV light and a photomask for the exposure of re-
sist. The image is produced on the sample as the light transmits transparent
areas on the photomask but it is blocked by the opaque ones. [56] (p.17).
The pattern was aligned by markers designed for optical lithography, typi-
cally in a cross-shape as shown in Fig. 2.1 c. The optical lithography markers
were fabricated into the Si device layer in the same process steps as the sen-
sor pattern (see section 2.5, 2.6).
Following the lithography, contact windows in the ALD gate oxide were
opened by buffered HF etching. The etch rate of Al2O3 is comparable to
that of thermal SiO2, whereas HfO2 etches 14 times slower. Directly after
etching, the opened contact windows were metallized with 300 nm Al-Si(1%)
in a lift-off process.
The formation of the ohmic contacts was completed in a thermal annealing
process in forming gas at 450◦C. In the same step the ALD oxides were
also post annealed. It is known that the post annealing of the ALD ox-
ides in forming gas has the effect to reduce the density of interface states,
Dit as they are passivated by hydrogen. [66] Also the dielectric constants
of the oxides are influenced as the oxide structure changes from amorphous
to (poly)-crystalline, according to the annealing temperature (appendix A).
However, the ALD oxides have a large excess of O2 as they are grown in an
oxygen-rich environment. Therefore, there is the risk that during the post
annealing the excessive O2 diffuses to the Si where it leads to a growth of the
interfacial SiO2 layer [66, 67] that already formed between the Si substrate
and the ALD oxide during the ALD deposition. [66] The smaller dielectric
constant of 3.9 for SiO2 will reduce the total dielectric constant of the ALD
layer.
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2.11 Bonding and Packaging
The metallized contact leads were electrically isolated to the environment
by the negative, epoxy type resist SU-8, patterned by optical lithography.
Only the area of the SU-8 channel, aligned perpendicular to the SiNWs, is
exposed to the environment as shown in Fig. 2.8 a-b.
Afterwards the sample was diced in chips of 9mmx9mm. The chips were
then glued in a chip carrier with silver paste and wire bonded to create the
electrical connection between the sample and the chip carrier (Fig. 2.8 d).
The wire bonding was a critical step as the bonding force has to be moderate
to avoid damaging of the buried oxide by the bonding tip, which would result
in leakage currents. On the other hand the applied force has to be strong
enough to form a bond between wire and contact pad.
In a final step the contact pads and the bonding wires were sealed with
epoxy. Optionally, a polydimethylsiloxane (PDMS) microfluidic system was
integrated on top of the sensors, with microchannels aligned vertically to
the SiNWs as shown in Fig. 2.8 c. The latter step was done by the group of
Prof. Dr. Christian Schönenberger.
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Figure 2.8: (a) Optical microscope image shows SiNWs (Wtop=100 nm) connected to
the common drain and individual source contact. The contact leads are implanted and
metallized with AlSi (white structures). The unmetallized part of the contact leads
consists of highly doped Si with a thickness of 85 nm (green structure). The sample
is covered with SU-8 apart from the vertical SU-8 microchannel, aligned on top of the
SiNWs (blue structure). Only the area within the SU-8 channel is exposed to solutions.
Crosses have the function of alignment marker for optical lithography. (b) Optical
microscope image shows three SiNWs (red lines) connected to the source/drain leads
and embedded in a SU-8 microchannel (blue structure). (c) Optical microscope image
shows a 500μm wide PDMS channel aligned on top of the SiNW sensor with a Si device
layer of 65 nm (yellow structures). (d) SiNW chip is bonded to a chip carrier.
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2.12 Process Flow
The process flow below shows the main process steps of the SiNW-ISFET
fabrication, used in this work.
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Figure 2.9: (a) Thermal oxidation of a silicon on insulator (SOI) wafer. (b) Pattern def-
inition by electron beam lithography (EBL) and pattern transfer by riective ion etching
(RIE) to the thermal oxide. The thermal oxide is used as etch mask for the wet etching
of the Si device layer, defining the sensor. (c) Implantation of source and drain contacts
with BF+2 ions. PMMA resist is used as implantation mask to avoid that regions dif-
ferent to contact pads and leads are implanted. After implantation, the doping ions are
thermally activated. (d) Radio Corporation of America (RCA) cleaning of the sensor.
Afterwards the sample is covered with Al2O3 or HfO2 used as gate oxide, grown by
atomic layer deposition (ALD). (e) Contact metallization with AlSi(1%) and annealing.
(f) Bonding of the sensor to the chip carrier and implementation of the microfluidic. (g)
Cross-section of a wet etched SiNW. It shows the top and bottom width of the SiNW,
Wtop and Wbottom, respectively. The width of the SiNW is referred to the top width
Wtop. The sidewalls are denoted as Wside. The top gate oxide and the buried oxide are
denoted as TOX and BOX.
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2.13 Challenges in the Fabrication Process
During the sample processing we encountered several critical fabrication
steps. In the following section, a brief description of the challenges is given.
1. The first critical step is to transfer the sensor pattern into the Si device
layer by dry and wet chemical etching (section 2.6). Here, the speciality is to
avoid the formation of fluorcarbon polymers during the reactive ion etching
of the SiO2, as they mask the surface and avoid the wet chemical etching
of the Si device layer. An example of a sample with a passivated surface is
shown in Fig. 2.10.
1um
unetched Si
Si structure
SiO  2
mask
Figure 2.10: Scanning electron micrograph shows the failure to transfer the SiNW-
ISFET into the Si device layer by wet chemical etching, as the surface is passivated by
fluorcarbon polymers.
2. For the formation of Ohmic contacts (section 2.10) it is necessary to
open contact windows in the ALD Al2O3 or HfO2 layer that covers the
whole sensor surface. Usually, the opening of the contact window is done by
buffered hydrofluoric acid and especially the etching of HfO2 is challenging
due to the slow etch rate. Since the etch times are long, the resist has to
adhere properly on the sample surface in order to ensure a selective etching.
If the resist peels off, then the buried oxide will be etched by buffered HF,
which results in an electrical short cut between the top and back gate.
3. At the end of the process line the wire bonding is the next delicate task
(section 2.11). During bonding there exists the risk that the force of the
bonding tip is too large and the tip penetrates the buried oxide layer. The
damage of the buried oxide is irreversible and it causes an electrical short
cut between the top and back gate.
2.14 Summary
Fabrication techniques such as electron beam and optical lithography, wet
etching of the SiNWs and ion implantation of source drain contacts were
used to process successfully SiNW-ISFETs from SOI wafers, following the
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top down approach. The SiNW width ranged from 100 nm to 1μm. As
top gate oxide we used Al2O3 or HfO2, grown by atomic layer deposition.
The SiNW chip was packaged into a chip carrier (Fig. 2.8 d) and a PDMS
microfluidic system (Fig. 2.8 c) was integrated on top of the SiNWs. Differ-
ent PDMS microchannels allow to functionalize SiNW arrays with different
receptors, which is required for multiplexed detections.
3
Characterization of Silicon Nanowire
Sensors
In this chapter, the pH response of differently wide SiNWs, coated with
Al2O3 or HfO2 was studied. In terms of electrical performance the transcon-
ductance, mobility and subthreshold swing will be extracted and discussed.
To determine the accuracy of the sensors a noise analysis was performed.
Based on the acquired data the noise source was determined. Parts of this
chapter are submitted for publication. [68, 69]
3.1 SiNW-ISFETs in Liquid Environment
3.1.1 Measurement Setup
Fig. 3.1 a-d shows the main elements of the measurement setup used to
perform experiments with the SiNW sensor in liquid environment. A stan-
dard pH buffer solution (Titrisol, Merck) was used as analyte and pumped
to the liquid cell (Fig. 3.1 c), that contained the SiNW chip mounted on
a printed circuit board (Fig. 3.1 d). The liquid cell also accommodated a
calomel reference electrode and a liquid gate electrode in form of a platinum
wire, immersed in the buffer solution. The device was operated at a source-
drain voltage Vsd of 0.1V and the conductance G through the device was
measured. The conductance was modulated by a top liquid gate voltage
Vlg that was applied to the platinum wire. This is known as liquid gating.
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Figure 3.1: (a) Measurement setup in Basel. The instruments were controlled by a
LabView program to run measurements automatically. 48 SiNWs could be addressed in-
dividually and automatically by the switch box and ten different analyte solutions could
be pumped automatically to the liquid cell. (b) Schematic view of the measurement
setup. The source-drain voltage Vsd sent a source-drain current Isd through the SiNW.
The conductance of the SiNW could be modulated by a voltage applied to the liquid
gate Vlg or to the back gate Vbg . The calomel reference electrode measured the actual
potential Vref in the liquid. (c) SiNW embedded in a chip carrier that is mounted on the
printed circuit board. (d) Liquid cell contained inside the chip carrier with the SiNW
sensor. (Figure a,c and d by courtesy of group of Christian Schönenberger)
The calomel reference electrode measured the effective potential Vref in the
buffer solution. Additionally, a back gate voltage Vbg could be applied to the
back side of the sample to modify the conductance. The measurement setup
was controlled by a LabView program, which allowed to address 48 SiNWs
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individually by a switch box, to change pump valves automatically and to
transport the analyte solution to the sample.
3.1.2 Electrical Characterization
The transfer characteristics of SiNW sensors was mainly characterized in
liquid environment, since this is the standard operating condition. Fig. 3.2
shows the transfer curve from a SiNW (Wtop=1μm, Fig. 2.4) with the con-
ductance G on a linear and logarithmic presentation vs. the gate voltage
Vref in the solution. The transfer curve was measured at a fixed source-drain
voltage Vsd=0.1V in a buffer solution of pH 8. The SiNWs has a low p-type
doping, which means holes are the free charge carriers and contribute to the
conductance. As a negative gate voltage Vref is applied, the electric field
attracts holes in the SiNW and thereby increases the conductance. As the
SiNW is lightly p-doped, the device operates in accumulation.
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Figure 3.2: Transfer curve with conductance G on the linear (blue) and logarithm
scale (red) vs. reference voltage Vref , measured with a SiNW with Wtop=1μm at
Vsd=0.1V in pH8 solution. The grey line shows the transconductance gm=dG/dVref .
The dotted line indicates the subthreshold swing S extracted from the linear regime on
the logarithmic scale. Vref is changed in forward and backward direction, as indicated
by the black arrows next to the curves. The hysteresis is < 5mV. The solid line is an
extrapolation of the conductance fit line. The intersection with the voltage-axis defines
the threshold voltage Vth.
Based on the conductance, presented on the linear and logarithmic scale,
several transistor parameters can be extracted. The logarithmic representa-
tion has the advantage that it clearly displays the subthreshold current. The
slope of the line in Fig. 3.2 (dashed line) is called the subthreshold swing
S and it gives the gate voltage, needed to change the conductance by one
decade. The thermal limit of ln(10)kBT/e=60mV per decade at 300K can-
not be defeated by transistors, without tunneling conductance. Typically,
the subthreshold swing of the fabricated sensors had a range between 120
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and 180mV/dec. In Fig. 3.2 the subthreshold swing is 150mV/dec. The log-
arithmic presentations also reveals an on-off-current ratio Ion/Ioff of 104.
From the linear regime the threshold voltage Vth can be determined by the
classical method, which means extrapolating the linear conductance fit to
the gate voltage axis. The intercept of the fit with the voltage axis gives the
threshold voltage, in our example the threshold voltage Vth =0.5V. More-
over, the transconductance gm=∂G/∂Vref can be extracted from the linear
regime which amounts to 5μS/V in Fig. 3.2.
SiNW-ISFETs with different SiNW Widths and Gate Oxides
In this section, we present a systematic study on the transconductance of
SiNWs with different widths and with Al2O3 or HfO2 as gate oxide. The
findings will be needed for a comparison of the pH response of differently
wide SiNWs in the linear regime (see section 3.1.3).
A comparison between different SiNW widths requires a normalization of
the conductance, because the conductance changes with the SiNW size and
shape [70, 71], as illustrated in Fig. 3.3 a for two SiNWs with Wtop of 100 nm
and 1μm . Different methods could be assumed like normalization by the
cross sectional area of the wire, by the top width Wtop, by the top perimeter
Weff = Wtop+2Wside, the bottom width Wbottom (Fig. 2.4), or even the
full perimeter of the wire Weff + Wbottom. It is not clear a priori which
method is the best. However, as we can gate the SiNW asymmetrically
and thereby accumulate more carriers at the top surface as compared to the
bottom surface, or vice versa, we assume that the current scales with the
top perimeter (Fig. 2.4)
Weff = Wtop + 2Wside (3.1)
This assumption is motivated by the gating scheme via the liquid gate
(top gate), which is used in the experiments in this work (Vbg=0V). It is
further justified, because the electrolyte is in contact simultaneously with
both the top and the side face.
In Fig. 3.3 b the transfer curves normalized by Weff are shown for two
SiNWs with Wtop of 100 nm and 1μm at different pH values. The linear
regime of both normalized transfer curves are very similar, which indicates
an identical scaled transconductance for different SiNW widths.
Moreover, the scaled transconductance values for a set of SiNWs with differ-
ent Wtop and HfO2 or Al2O3 as gate oxide are shown in Fig. 3.4. The error
bars result from an average over two SiNWs with an equivalent Wtop. All
SiNWs show a similar scaled transconductance, independent of the SiNW
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Figure 3.3: (a) Transfer curve of two SiNWs with Wtop=100 nm and 1μm, covered
with 20 nm Al2O3 and measured at pH 4, 6 and 8. The SiNW with Wtop=100 nm has a
smaller transconductance gm, compared to the larger SiNW. (b) Transfer curve of SiNW
shown in (a), with conductance G normalized by Weff=Wtop+2Wside. The normalized
transconductance of both SiNWs is similar.
width.
Although the scaled transconductance values are constant for SiNWs of dif-
ferent widths, we have to understand the different gm/Weff values for dif-
ferent top oxides. In the linear regime, gm is determined by the mobility μ
of the charge carriers and the liquid gate capacitance per unit area, Clg:
gm = μC

lgWeff/L. (3.2)
Here, L denotes the length of the SiNWs, which was constant for all wires.
We assume, that for one sample the mobility is constant for all wires of dif-
ferent widths, as it is indicated by the constant value of the scaled transcon-
ductance. Sample to sample variations in the mobility may still occur in the
fabrication process.
Therefore, the scaling of gm with Weff will then equally be reflected in the
capacitance. As a consequence, the value of the scaled transconductance
gm/Weff should be determined by Clg. The liquid gate voltage is applied
to the SiNW through the liquid via the top oxide (TOX) (Fig. 2.9). It
therefore involves the double layer Cdl in the electrolyte and the top oxide
capacitance CTOX connected in series. Due to the high ion concentration in
the electrolyte of 67 mM, we have Cdl  CTOX . In the series connection
this leads to Clg ≈ CTOX and
gm/Weff = μC

TOX/L. (3.3)
where CTOX is the top oxide capacitance per area.
Looking at Fig. 3.4, one would naively expect a factor of two difference
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Figure 3.4: Transconductance normalized by Weff for SiNWs with Wtop ranging from
100 nm to 1μm. The SiNWs are covered with either 10 or 20 nm HfO2 or 20 nm Al2O3.
Due to the high ion concentration in the electrolyte the double layer capacitance can
be neglected. Thereby, the transconductance reflects the top gate oxide capacitance.
Since the dielectric constants are thickness-dependent, the transconductance of the 10
and 20 nm HfO2 changes by only a factor of 1.3, instead of 2.
between the measured gm/Weff values for the HfO2 samples with 10 and
20 nm thickness. Instead, we obtained a value of 1.3.
To resolve this discrepancy we determined the dielectric constants εr by
capacitance-voltage (C-V) spectroscopy. The HfO2 layers were grown and
characterized in the group of Prof. Dr. Adrian Ionescu from EPFL (École
Polytechnique Fédérale de Lausanne, Lausanne, Switzerland). Dielectric
constants of 12 and 17 for HfO2 layers with 10 and 20 nm thickness, respec-
tively were obtained. The 20 nm thick Al2O3 layer had a dielectric constant
of εr ∼ 7.0. Our results are comparable to reported values of εr = 10-18 [72]
and εr = 4-10 [67] for HfO2 and Al2O3, respectively.
From our C-V measurements we see that the dielectric constants are thick-
ness dependent as suggested by the gm values of the HfO2 data in Fig. 3.4.
The reason for this might be the presence of an interfacial SiO2 layer of max.
2 nm that grows during the ALD process [66] between the silicon substrate
and the ALD oxides. It reduces the dielectric constant of the total layer,
according to the series capacitance of the SiO2 and the ALD oxide layer.
Knowing the dielectric constants of HfO2 layers we estimated a CTOX capac-
itance ratio of 1.4 between the 10 and 20 nm thick HfO2 samples. Indeed,
this result shows, that we cannot expect a factor of two difference in the
measured gm/Weff values in Fig. 3.4. The slight discrepancy between the
CTOX capacitance ratio which amounts 1.4 and the ratio of 1.3 for gm/Weff
can be attributed to slight differences in the mobility between both samples.
Based on our data we estimated a mobility of 58 and 62 cm2/Vs for the
10 nm and 20 nm thick HfO2 samples, respectively. For the Al2O3 sample
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we obtained an estimated hole mobility of 75 cm2/Vs. The mobility values
are in good agreement with reported hole mobilities for SOI wafers in ac-
cumulation mode (50-139 cm2/Vs) [15], with similar doping concentrations.
The slightly reduced mobility observed in both samples covered with HfO2 is
in agreement with previous results in the literature which report a mobility
degradation in MOSFETs fabricated with high-κ materials. [32]
3.1.3 Impact of the SiNW Width on pH Sensing
Several publications addressed the topic whether the nanowire width [22, 15,
73, 74] or thickness [75, 76] has an influence on the pH response, however
with inconsistent results. An influence of the SiNW width on the response
in pH sensing experiments has been shown in Ref. [73, 74]. Elfström et
al. [73] observed an increasing threshold voltage shift for a decreasing SiNW
width. No pH response was found for SiNW widths > 150 nm. Vu et al. [22]
reported preliminary results for single 80 nm and 400 nm wide wires which
exhibit the same threshold voltage shift of 41mV/pH.
Moreover, the ideal working point showing the highest pH response is also
a controversial discussion in the literature. Gao et al. [47] demonstrates an
enhancement of the pH response in the subthreshold regime compared to
the linear regime, whereas preliminary results in Ref. [22] suggest the same
pH response in both regimes.
To clarify these disagreements, we explored in a systematic manner the in-
fluence of the SiNW width of SiNW-ISFETs on the pH response with widths
ranging from 1μm down to 100 nm in both operating modes, the subthresh-
old and the linear mode. In addition, we study the sensing properties of the
SiNW-ISFET coated with Al2O3 and HfO2 grown by atomic layer deposi-
tion (ALD). The pH sensing data was acquired with the measurement setup
illustrated in Fig. 3.1.
Fig. 3.5 shows the conductance G on a logarithmic scale as a function
of the reference voltage Vref for SiNWs with Wtop of 100 nm and 1μm at
different pH values. The transfer curves shift to more positive Vref values if
the pH is increased, which is in agreement with the site-binding model. [36]
In this work, to determine the pH response, we do not extract the threshold
voltage Vth according to one of the classical methods [30], as we are not
interested in the absolute Vth values. It is sufficient to know the relative shift
of the transfer curves. Therefore, we defined Vth as the reference potential
Vref at any source drain conductance value in the subthreshold regime. In
our experiments, this value was 20 nS as indicated by the dashed line in the
semi-logarithmic plot of Fig. 3.5. Consequently, the threshold voltage shift
ΔVth was replaced by ΔVref .
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Figure 3.5: Logarithmic conductance G versus reference voltage Vref for two SiNW
(Wtop=100 nm and 1μm), coated with 20 nm Al2O3 and measured at pH 4, 6 and 8.
The transfer curves shift to the right direction with increasing pH values, as predicted
by the site-binding theory.
As an example, a set of Vref values at 20 nS for different pH values are
presented for four SiNW widths in Fig. 3.6 a.
The pH measurements were performed in buffer solutions with pH values
ranging from 3 to 9 and from 3 to 10, for Al2O3 and HfO2, respectively. For
Al2O3 the highest pH value was 9, since the Al2O3 is etched at higher pH
values. This limitation is not valid for HfO2, due to its chemical inertness to
acidic or basic solutions (apart from hydrofluoric (HF) acid based solutions),
which makes HfO2 a promising candidate for bio-sensing experiments. To
conduct the experiment, we started with the buffer at pH3 and exchanged
sequentially the buffers with steps of ΔpH=1, until the buffer with the high-
est pH value was reached. We then returned stepwise to pH3.
As shown in Fig. 3.6 a, a linear dependence is found over the whole pH range.
Moreover, a small negligible hysteresis in the forward and backward sweep
of the pH values is observed. The slope of a linear fit to the data defines the
pH response of the SiNW in mV/pH. These slopes are shown in Fig. 3.6 b
for SiNWs with Wtop ranging from 100 nm to 1μm ( Fig. 2.4). All SiNWs
show an ideal Nernstian behavior of 60mV/pH at 300K, independent of
the SiNW width and the investigated gate oxide types.
In an application it is convenient to measure a large conductance. There-
fore it is beneficial to operate the ISFETs in the linear regime and not in
the subthreshold regime as shown in Fig. 3.5. In the linear regime the mea-
sured signal is the conductance change ΔG(pH) at constant Vref . It can
be converted to a voltage shift ΔVref using the transconductance gm =
∂G/∂Vgate:
3.1. SiNW-ISFETs in Liquid Environment 51
0 200 400 600 800 1000
0
20
40
60
Wtop(nm)
HfO2 20nm
Al2O3 20nm
pH
-r
es
po
ns
e 
(m
V
/p
H
)
3 4 5 6 7 8 9
0.0
0.2
0.4
0.6
0.8
1.0
pH
60mV/pH
 Wtop=500nm
 Wtop=1μm
 Wtop=100nm
 Wtop=200nm
V
re
f (
V
)
(b)(a)
Figure 3.6: (a) The liquid potential Vref extracted at 20 nS (Fig. 3.5 dashed line) is
plotted as a function of pH. A linear dependence is found over the whole pH range. The
pH response is defined by the slope of the best fit line. The SiNW with Wtop=1μm
shows the pH response for pH values measured from 3 to 9 and back to 3 with a negligible
hysteresis. (b) The pH response of SiNWs with Wtop ranging from 100 nm to 1μm is
close to the Nernst limit of 59.5mV/pH at 300K (black, dashed line). An influence of
the SiNW width or the investigated gate oxide types on the pH response is not observed.
ΔG(pH) = gmΔVref . (3.4)
Since the voltage shift as a function of pH value (Fig. 3.6) and the nor-
malized transconductance (Fig. 3.4) are the same for different SiNW widths,
it is obvious from equation 3.4 that in the linear regime the pH response is
also independent of the wire width.
Thereby, this systematic study demonstrates no influence of the operating
regime and a clear absence of any size dependence on pH sensing properties
of SiNWs.
In brief, the observed ideal pH response confirms recent results showing
that ALD-grown Al2O3 [46] and HfO2 [18] are excellent pH sensing inter-
faces, due to the high density of active surface groups that buffer the pH
changes in the bulk solution. Within the site-binding model [36], this oxide
property is called the surface buffer capacity. As long as the oxide-electrolyte
interface of the surface of the SiNW provides a large surface buffer capacity
for protons (equ. 1.30) no size dependence is expected. Our observation is
therefore in strong contrast to the work by Ref. [73, 75, 76, 74]. Additionally,
the results prove that one can fabricate SiNW sensors with ideal Nernstian
behaviour with SiNWs down to 100 nm width and an operation in the linear
and the subthreshold regime is favourable.
52 Characterization of Silicon Nanowire Sensors
3.2 Quality Tests performed in Liquids and in Air
Prior to the experiments, the quality of the SiNW-ISFETs was tested, in
terms of leakage currents, hysteresis, reproducibility and Ohmic contact
characteristics.
The quality tests were carried out with the setup illustrated in Fig. 3.1 in
liquid environment, but also with the SiNW-ISFET exposed to air. For
measurements in air, the same setup was used, however, the liquid gate -
including the liquid cell - was removed and the SiNW-ISFET was only gated
by the back gate voltage. If the SiNWs was exposed to liquids, then the back
gate voltage remained at a constant value and the liquid gate voltage was
changed.
3.2.1 Leakage Currents
The operating tests include measurements of leakage currents. Leakage cur-
rents are unwanted effects as the current takes paths different to the des-
ignated one which goes from the input contact through the SiNW to the
output contact. In general, leakage currents result in a complete failure. In
our SiNW sensor three leakage paths exist as illustrated in Fig. 3.7 a:
Path 1: leakage into the SiNW through the ALD oxide
Path 2: leakage into the SiNW through the buried oxide and
Path 3: short circuit between the liquid and back gate
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Figure 3.7: (a) Schematic view of three paths of leakage currents. Path 1 occurs if the
ALD oxide has a defect. Path 2 can be found if the buried oxide fails e.g. by defects
such as pin holes or due to damages during wire bonding. Path 3 can happen at the
position of the optical alignment marker nearby the SiNWs. (b) Current vs. Vref . Vsd
is zero and no current flow through the SiNW is expected. The measured currents are
leakage currents, taking path 1 and 2 in Fig. 3.7 a, due to the applied Vref and Vbg . The
max. leakage current of 1 nA is not critical, since Isd is orders of magnitudes higher.
The first two cases occur, if one of the oxide layers has a defect, such
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as pin holes. Additionally, the back gate oxide can be damaged during the
contact bonding, if the applied force of the bonding tip is too strong, when
it forms the bond at the contact pad. If the force is too strong, the tip will
penetrate through the SOI layers and damage the buried oxide.
The third leakage current path can be encountered when both, the ALD
and the buried oxide layers are etched at the position of markers used to
align the optical lithography (Fig. 2.1). These markers are very close to the
SiNWs and also exposed to the liquid gate. A complete etching of both oxide
layers results in a short circuit between the liquid and the back gate.
The ALD oxide at the marker position can be completely etched, when the
source/drain contact windows are opened by buffered HF acid. If the etch
time is exceeded, then the acid will continue to etch the buried oxide.
Fig. 3.7 b shows the current Ileak into the SiNW. Vsd is zero and thus no
current is supposed to flow through the SiNW. However, when applying a
back gate or liquid gate voltage a leakage current can flow into the SiNW,
if the ALD or the buried oxide is defect (path 1 or 2 in Fig. 3.7 a). The
detected leakage current of max. 1 nA can be tolerated, as the source drain
current Isd is orders of magnitudes larger. To check for short circuits between
both external gates (path 3 in Fig. 3.7 a), we monitored, if the measured
reference potential Vref corresponds to the applied liquid gate voltage Vlg.
A voltage off-set identical to the applied back gate voltage would indicates
that there is no isolating oxide underneath the alignment marker and both
gates would be short circuited.
3.2.2 Transfer Curves: Reproducibility and Hysteresis
Reproducibility describes the ability to obtain the same experimental results
"with the same method on identical test material, but under different condi-
tions" [77] such as "different operators, different apparatus or after different
intervals of time". [77] Only reproducible data sets are reliable to confirm
findings.
For our sensor platform with 48 SiNWs the reproducibility of electrical prop-
erties is crucial for further experiments, especially for differential measure-
ments, as discussed in section 4. Reproducibility and hysteresis are tested
with the SiNWs in liquid environment and air.
Fig. 3.8 a and b show transfer curves, measured with three different SiNWs
with Wtop=1μm, integrated on the same sensor chip. In Fig. 3.8 a the SiNW
was measured in air and controlled by the back gate, whereas in Fig. 3.8 b
the conductance was controlled by the liquid gate in liquid environment.
In both diagrams, the transfer curves are aligned on top of each other,
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Figure 3.8: (a-b) Transfer curves of three 1μm SiNWs. The curves are aligned on top
of each other, demonstrating an excellent reproducibility. The black arrows indicate
that the transfer curves are measured in the forward and backward gate direction. The
hysteresis is very small with max. 5mV. (a) Transfer curves measured in air and gated
through the buried back oxide. (b) Transfer curve measured in pH 7 and gated through
the ALD top oxide.
demonstrating excellent reproducibility. The transfer curves were measured
in a forward and backward gate direction, as indicated by the black ar-
rows. The curves in both direction are identical due to the small hysteresis,
amounting to max. 5mV. These results proves the high electrical quality of
the device.
3.2.3 Ohmic Contact Characterization
An Ohmic contact is a highly conductive element formed from a semicon-
ductor and a metal. The current through the contact is proportional to the
voltage across it, according to Ohm‘s law. [28, 35](p.187,85).
We characterized the Ohmic contacts in air and therefore we measured the
source-drain current Isd vs. source-drain voltage Vsd, with the back gate
voltage Vbg as a parameter. Two examples of the so-called output curves
are shown in Fig. 3.9 a-b for a SiNW with Wtop=100 nm and 500 nm. In
both diagrams the curves show a nearly linear behaviour, which is typical
for Ohmic contacts.
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Figure 3.9: (a-b) Output curves with source drain current Isd vs. source drain voltage
Vsd, measured at different back gate voltages Vbg . In both diagrams is Isd proportional
to Vsd, which is characteristic for Ohmic contacts. (a) Output curve of a SiNW with
Wtop=100 nm. (b) Output curve of a SiNW with Wtop=500 nm.
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3.3 Noise Investigations
Additional to the sensor signal, noise is a fundamental issue, as it determines
the resolution. Noise is the random fluctuation of the electrical signal over
time and it can be observed in most conductive materials. In semiconduc-
tor devices a common type of noise is 1/f noise, also called flicker noise,
caused by resistance fluctuations. 1/f noise is characterized by a power
spectral density inversely proportional to the frequency f . In general, the
resistance fluctuations are explained by two approaches: intrinsic resistance
fluctuations in the channel or gate fluctuations, that are extrinsic. The lat-
ter originate from either trapping and detrapping of charge carriers near the
semiconductor-oxide interface [48, 78, 79, 80, 58, 81] or from thermally fluc-
tuating dipoles in the gate oxide. [51] The intrinsic resistance fluctuations
are based on Hooge‘s empirical relation for 1/f noise. [52, 49, 82]
s Here, we compare experimental data of SiNW-ISFETs with these noise
models in order to find out which model applies to the sensor. To inves-
tigate the 1/f noise source we analysed the gate referred voltage noise of
SiNW-ISFETs with different gate capacitances and different widths in vari-
ous physical environments. Our data suggests that tapping and detrapping
of charge carriers at the gate is the dominant source of noise. Based on the
data, we determined the sensor accuracy.
3.3.1 Measurement Setup
Fig. 3.10 presents a schematic view of the measurement set-up, used to
perform the noise analysis. A DC source-drain voltage Vsd of 100mV was
applied and the conductance G through the nanowire was recorded. By
applying a gate voltage, the SiNW-ISFET was adjusted to different con-
ductance values, at which the time-dependent resistance fluctuations were
measured and converted into a voltage fluctuation by a current-voltage am-
plifier. Via fast Fourier transform the time dependence was translated to a
noise spectrum. In a dual-gate configuration the conductance can be mod-
ulated by a back gate voltage, Vbg or a liquid gate voltage, Vlg, applied
to the backside of the handle wafer or to a Pt wire immersed in the pH
buffer solution, respectively. A calomel reference electrode measured the
actual potential, Vref in the solution. The noise analysis was performed in
a 67mM pH 7 buffer solution (Merck), deionized water or in an argon/air
atmosphere. When the SiNW-ISFETs were exposed to an aqueous media
the device was controlled by the liquid gate voltage Vlg, whereas the sensor
was gated by the back gate voltage Vbg in argon/air.
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Figure 3.10: Schematic of the noise measurement setup showing the liquid gate and the
back gate voltage, Vlg and Vbg , respectively. A calomel reference electrode determines
the actual potential Vref in the solution. A DC source drain voltage Vsd of 0.1V is
applied.
3.3.2 1/f Noise in SiNW-ISFETs
Fig. 3.11 a shows the transfer characteristics of differently wide SiNWs, e.g.,
the conductance G as a function of the gate voltage Vgate. The gate volt-
age was applied to adjust the SiNW-ISFETs to different conductance values
along the transfer curve where simultaneously the noise analysis was per-
formed. An example of a power spectral density of the voltage fluctuations
SV vs. frequency f obtained for a SiNW with Wtop=100 nm is shown in
Fig. 3.11 b. In the analysed conductance regimes SV (f) follows the 1/f law
at low frequencies, as indicated by the dashed line. The open squares show
the experimentally obtained thermal noise for the SiNW gated to 321 kΩ.
Thermal noise is not frequency dependent and therefore called white noise.
The theoretical value of the thermal noise SV =4kBTR [34] at 321 kΩ, where
kB is the Boltzmann constant and T the temperature is presented by the
black line which agrees with the experimental data.
To determine the noise source we compared the data with three noise
models. The trap state noise model and the dielectric polarization noise
model are caused by gate fluctuations, which are extrinsic. Thereby the
gate referred voltage noise SV G is independent of the gate voltage. Formally,
the gate referred voltage noise represents the external noise, that one would
have to put on the gate to obtain the same source drain current noise. [50] In
the trap state noise model, the origin of noise is a fluctuating charge carrier
density in the gate oxide, as charges are caught and released by trap states
near the semiconductor-oxide interface. SV G is given by [78]
SV G =
SIsd
g2m,Isd
=
e2Not
fWeffLC2ox
(3.5)
where SIsd is the source drain current noise, e is the elementary charge,
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Figure 3.11: (a) Conductance G vs. gate voltage Vgate, measured with SiNWs with
Wtop ranging from 100 nm to 1μm. The experiments were performed with a liquid gate
voltage in a pH7 buffer solution (open symbols). The SiNW with Wtop=400 nm was
additionally investigated in an argon/air gas mixture (full symbols), when gated by the
buried oxide. (b) Power spectral density of the voltage fluctuations SV vs. frequency
f . By applying a liquid gate voltage, the SiNW was gated to several resistance values
R. The black dashed line indicates 1/f characteristics. Black open symbols show the
thermal noise for the SiNW gated to 321 kΩ. The theoretical value is indicated by the
black solid line.
Not the trap state density per area in cm−2, Weff=Wtop+2Wside, Cox the
oxide capacitance per area and gm,Isd is the transconductance defined by
gm,Isd=∂Isd/∂Vgate.
In the dielectric polarization noise model the noise originates from thermal
fluctuations of dipoles in the gate oxide. Thus, SV G is based on thermal
noise, with the resistance R replaced by the real part of the impedance
Re(z) [51]
SV G = 4kBTRe(Z) =
2kBTtg(δ)
πCoxf
(3.6)
where Cox is the gate oxide capacitance and tg(δ) is the dielectric loss tan-
gent of the dielectric, defined by tg(δ) = Re(Z)/|Im(Z)| = 2πfCoxRe(Z).
In this model, the initially white thermal noise obtains a 1/f characteristics
due to the complex impedance of the dielectric material.
According to the intrinsic resistance fluctuation model, noise is generated
by intrinsic resistance fluctuations in the channel, e.g., due to mobility fluc-
tuations. The normalized source drain current noise is given by
SIsd
I2sd
=
eαHμVsd
fL2Isd
(3.7)
where αH is the dimensionless Hooge constant, μ the mobility and L the
SiNW length.
In Fig. 3.12 a we plot the power spectral density of the source drain cur-
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Figure 3.12: (a) Normalized source drain current noise SIsd/I2sd vs. source drain
current Isd. The black symbols show the experimental data. The blue solid represent
the calculated data using the intrinsic resistance fluctuation model, respectively. The
latter does not fit to the experimental results. The trap state noise model (red dashed
line) and the dielectric polarization noise model (green dotted line) agree with the data
in the SiNW regime (subthreshold and linear regime). For large source drain currents
the noise deviates from the model, due to additional noise generated by the contacts
(contact regime). (b) Absolute value of the transconductance gm=∂G/∂Vgate vs. the
source drain current Isd, obtained from the transfer curves shown in Fig. 3.11 a. The
transconductance reaches a maximum and then the contact regime starts. The dashed
black line marks the transition between the SiNW regime and the contact regime.
rent fluctuations SIsd normalized by the squared source drain current Isd
at 10Hz as a function of source drain current Isd in order to compare the
experimental data with the three noise models. To calculate SIsd/I2sd at
10Hz in the resistance fluctuation model we used equation 3.7 and for
the gate fluctuation models we combined equation 3.5 or equation 3.6 with
SIsd/I
2
sd=SV G g
2
m,Isd/I
2
sd, where gm,Isd is the transconductance defined by
gm,Isd.
For the calculations, the experimental data of gm and Isd were used. In the
resistance fluctuation model a Hooge constant of αH=3·10−4 was assumed.
However, as shown in Fig. 3.12 a, the resistance fluctuation model does not
agree with the measurements, because it predicts a normalized source drain
current noise proportional to 1/Isd, which is not seen in the experiments.
For both, the trap state noise model and the dielectric polarization noise
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model, a very good agreement was achieved with a trap state density per
area of Not=2.5·108cm−2 and tg(δ)=0.0075, respectively. Both parameters
are in the expected range. [78, 51] For Isd larger than 0.1μA a small devia-
tion from the model is found, as the experimental noise is larger compared
to the theoretical expectations (see arrow in Fig. 3.12 a).
To explain this discrepancy we looked more carefully into the transcon-
ductance gm = ∂G/∂Vgate. Fig. 3.12 b shows the absolute value of the
transconductance |gm|, derived from the curves shown in Fig. 3.11 a. When
the transconductance starts to saturate after the max. value, then a transi-
tion from the SiNW regime to the contact regime occurs. The black dashed
line in both graphs of Fig. 3.12 marks this transition for the SiNW with
Wtop=400 nm. Interestingly, the deviation from the model occurs at the
same source drain current when the contact regime starts. This result shows
that noise in SiNW-ISFET is increased in the contact regime. The finding
is in agreement with previous studies reported by Tarasov et al. [83], who
studied 1/f noise in similar devices with annealed source drain contacts.
Due to implanted contacts used in this work, the contact regime is however
less noisy and the low-noise regime is extended over a larger range.
The agreement of SIsd/I2sd in the SiNW regime between the experimental
and calculated data using the gate fluctuation models, suggests that noise is
dominantly generated by the gate. To investigate if the motion of ions in the
67mM buffer solution generates the noise, we performed noise characteriza-
tions in deionized water and in an argon/air mixture. This time we focus
on the gate referred voltage noise SV G, in order to obtain more information
about the noise source. Fig. 3.13 a shows the gate referred voltage noise
SV G for the SiNW with Wtop=400 nm, measured in deionized water and
compared to SV G obtained in the buffer solution. In both experiments the
same SiNW covered with a top oxide of 20 nm Al2O3 was used. The noise
level in the SiNW regime is similar, which suggests that ions contained in
the buffer solution do not influence significantly the noise behaviour. Addi-
tionally, SV G was characterized with the same SiNW, this time exposed to
a gaseous argon/air mixture and gated by the back gate oxide. The reason
for the higher SV G in the dry environment is the smaller gate capacitance,
due to the control of the SiNW-ISFET by the back gate.
In all three experiments SV G is constant in the SiNW regime and indepen-
dent of the resistance (or the gate voltage). In the contact regime SV G
increases slightly. This result is further confirmed by Fig. 3.13 b, showing
SV G for SiNWs with Wtop ranging between 100 nm and 1μm. In Fig. 3.13 b
we normalized SV G relative to the SiNW with Wtop=1μm, since we used
this width as a reference. Interestingly, the normalized data sets for the
differently wide SiNWs are very similar. For sensors SV G or rather
√
SV G is
an important figure of merit, as it indicates how accurate a sensor can mea-
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Figure 3.13: (a) Gate referred voltage noise SVG at 10Hz of the SiNW with
Wtop=400 nm vs. resistance times effective SiNW width R·Weff , measured in pH7
buffer solution, deionized water and an argon/air mixture. The SiNW was top-gated
when exposed to solutions and gated by the buried oxide in dry environment. Shaded
areas indicates the SiNW and the contact regime. (b) Gate referred voltage noise SVG
at 10Hz normalized by Weff relative to the SiNW with Wtop=1μm vs. R·Weff , mea-
sured at pH 7 buffer solution. The SiNW regime and the contact regime are indicated
by coloured bars and black arrows.
sure. The lowest
√
SV G of 1·10−5 V/Hz1/2 corresponds e.g. to an accuracy
of 0.017% of an ideal pH shift of 60mV/pH.
The constant gate referred voltage noise SV G is the main characteristics for
gate fluctuations. However, we still do not know, whether the intrinsic resis-
tance fluctuation model or the trap state noise model holds, as in Fig. 3.12 a
both models fit to the experimental data. Therefore, we analysed the noise
of two SiNW-ISFETs with Wtop=400 nm and coated with 20 nm and 40 nm
thick Al2O3 layer as top oxide. Both samples were fabricated in the same
process run. Thereby, it is reasonable to assume a similar trap state den-
sity for both samples. The sample with 40 nm thick Al2O3 has a two times
smaller gate oxide capacitance, compared to the 20 nm thick Al2O3 sample,
as shown in Fig. 3.14 a. Considering the changes in the oxide capacitance, a
difference of two in SV G is expected according to the dielectric polarization
model and a difference of four, if the trap state noise model holds (compare
equation 3.5 and 3.6). Fig. 3.14 b shows SV G for both samples as a function
of resistance times effective SiNW width R·Weff . The difference in SV G is
close to the factor four, suggesting that the noise originates from trap state
fluctuations and not from the dielectric polarization noise.
In Fig. 3.14 b SV G is larger compared to the data shown in Fig. 3.13 a, al-
though Wtop of the SiNW is similar. The discrepancy can be explained by
batch-to-batch variations in the trap state density.
The results obtained with SiNW-ISFETs covered with ALD grown Al2O3
demonstrate, that SV G scales as 1/C2ox. This is in agreement with the trap
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Figure 3.14: (a) Capacitance- voltage characteristics of the 20 nm and 40 nm thick
Al2O4 layers, deposited on a Si wafer (ρ=10-20Ω·cm) in the same ALD run as the
SiNW-ISFETs samples. (b) Gate referred voltage noise SVG at 10Hz for two SiNW
with Wtop=400 nm vs.R·Weff . The SiNWs are covered with 20 nm and 40 nm thick
Al2O3. SVG differs by a factor of about four, in agreement with the trap state model.
state noise model, that states that trap states close to the silicon-oxide in-
terface are the dominant source of 1/f noise. This means that for identical
geometrical dimensions, SV G is determined by the gate oxide capacitance
Cox and the trap state density Not.
3.4 Summary
In this chapter we characterized the SiNW-ISFETs in terms of noise and
electrical and sensing properties. Leakage currents below 2 nA, reproducible
transfer curves with negligible hysteresis and Ohmic contact formation, are
the result of reliable fabrication techniques. Hole mobilities and dielectric
constants are in good agreement with values from literature.
Not only the electrical properties but also the sensing characteristics are
excellent. The pH response, determined by the voltage shift ΔVref of the
transfer curves exhibit an ideal and linear Nernstian response of 60mV/pH
at 300K with Al2O3 and HfO2 as gate oxide, independent of the operating
regime. To compare the pH response of differently wide SiNWs in the lin-
ear regime we normalized the conductance by the full top perimeter. This
scaling method resulted in a constant transconductance for all SiNW widths
and thereby in a constant pH response for all SiNW widths.
No influence of the SiNW width was observed on the pH response. This
result is in strong contrast to previous publications. However, as long as
SiNWs provide the same surface buffer capacitance per area for protons, no
size dependence of the pH response is expected.
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From the noise investigations we determined trap states close to the silicon
oxide interface as the dominant 1/f noise source for SiNW-ISFETs covered
with Al2O3. We demonstrated that the gate referred voltage noise is con-
stant as long as the SiNW resistance is dominant (SiNW regime). When
the contact resistance cannot not be neglected (contact regime) the noise
increases slightly. The SiNW-ISFETs achieved a best accuracy of 0.017%
of an ideal pH shift of 60mV/pH. Moreover, the noise analysis shows that
with decreasing gate capacitance and SiNW width the gate referred voltage
noise increases and thereby the accuracy degrades. Therefore, we suggest
to enhance accuracy with a parallel connection of multiple SiNWs, covered
with a high capacitive and high quality oxide.
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4
Additional Investigations
Apart from pH detection, the fabricated samples were used for further ex-
periments, which will be briefly presented in this section. The following
results are a collaborative work with the group of Prof. Dr. Christian Schö-
nenberger from the Physics Department, University of Basel and further
partners from the SiNW project (funded by the Swiss agency NanoTera)
and the European HYSENS project. Parts of this chapter have been pub-
lished elsewhere [4, 84, 85, 86] or will be submitted for publication. Most of
the findings will be discussed in the PhD thesis of Mathias Wipf and Ralph
Stoop (Uni Basel).
4.1 Reference Electrode
Portable sensor systems require a miniaturized reference electrode, usually
integrated on the chip. Ideally, a reference electrode should sense the elec-
trostatic potential in the liquid solution, but should not respond to species
in the environment, such as ions. Different candidates for reference elec-
trode materials are considered e.g. gold or graphene. Fu et al. [13] showed
that graphene is insensitive to pH changes after a particular pre-treatment.
However, graphene processing is still delicate and not established in indus-
trial processes. The alternative is to use gold structures such as shown in
Fig. 4.1. Here, we discovered that the gold film is pH sensitive and thereby
not suitable for a stable reference electrode. More details about the pH
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response of gold films will be given in the PhD theses of M. Wipf and R.
Stoop (Uni Basel).
gold reference
electrode
(b)
(a) SU-8 micro-
channel
Figure 4.1: (a) Optical microscope image shows the cross-shaped SU-8 channel (verti-
cal: dark blue bar; horizontal: yellow bar), aligned to three silicon nanowires (SiNWs)
and the gold reference electrode. Only the area in the cross-shaped SU-8 channel is
exposed to the analyte. We observed that gold films are sensitive to pH changes and
thereby not suitable for a reference electrode. (b) SiNW coated with Al2O3 is passi-
vated with octadecyldimethylmethoxysilane, (C 18 long alkyl chain). The passivation
turns the sensing SiNW into a reference field-effect transistor (RFET). Similar electrical
properties between the sensing SiNW and RFET enable differential measurements. The
surface passivation and experiments were done by the group of Prof. Dr. Schönenberger
and published in Ref. [4] (Figure 4.1 b by courtesy of A. Tarasov)
The next approach was to passivate the gate oxide surface of the SiNW
with a self-assembled monolayer of silanes with long alkyl chains (C 18), in
order to suppress the pH sensitivity by eliminating the proton-sensitive OH-
groups (section 1.3.3). The surface passivation, measurements and analysis
were performed by the group of Prof. Dr. Schönenberger (Uni Basel). In the
following, the passivated SiNW is denoted as reference field-effect transistor
(RFET). The electrical properties of the RFETs were similar to those of
the sensing counterparts. However, the pH response was suppressed by two
orders of magnitude. To use a passivated SiNW as a RFETs brings several
advantages. Primarily, the reference electrode is integrated on the SiNW
sensor as an on-chip electrode, which is required for a portable sensor system.
Additionally, the similar electrical properties between the sensing SiNW and
RFET - integrated on one sample - enable differential measurements, which
can be used to correct undesired features of SiNWs, such as drift or non-
specific adsorption. Further details about the RFET can be found in Ref. [4]
and the PhD thesis of Alexey Tarasov.
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4.2 Differential and Selective Ion Detection
To detect other species than pH, the surface of the SiNW has to be func-
tionalized with receptors. The receptors immobilize charged targets close to
the surface and thereby the charge causes a shift of the threshold voltage. A
common receptor for alkali ions are crown ethers. The selectivity to particu-
lar ions is obtained by tailoring the cavity diameter of the crown ether. For
example, the crown-5 ether is selective to sodium ions (Na+). To become
sensitive to the larger potassium ion (K+), the diameter has to be enlarged
to a crown-6 ether. The crown ethers were synthesized by the group of Prof.
Dr. E. Constable at the University of Basel.
4.2.1 Potassium Detection
The amine-terminated crown-6 ether shown in Fig. 4.2 a does not have a
high affinity to the oxide surface of SiNWs. A linker is needed, that con-
nects the sensor surface with the receptor. In this example, the oxide surface
was silanized with (3-Glycidoxypropyl)triethodysilane (GOPS). In a second
reaction the amine-terminated crown ether was attached to the linker. The
surface functionalization and the following ion detection experiments were
done by the group of Prof. Dr. Schönenberger.
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Figure 4.2: (a) HfO2 surface is silanized by GOPS ((3-Glycidoxypropyl)-
triethodysilane). The amine-terminated crown-6 ether is then attached to the modified
oxide surface. The crown-6 ether is a common receptor for potassium ions. (b) SEM
micrograph shows a SiNW coated with 20 nm thick HfO2. The individual SiNW is part
of a SiNW array shown in the sketch. When functionalized with crown-6 ether, the
SiNWs are sensitive to potassium ions and accommodated in the PDMS microchannel,
denoted as active channel. For differential measurements a second SiNW array - located
in the control channel - exists with as-deposited HfO2. The crown ethers were synthe-
sized by the group of Prof. Dr. E. Constable at the University of Basel. The surface
functionalization and ion detection experiments were done by the group of Prof. Dr.
Schönenberger. (Figures by courtesy of M. Wipf).
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Fig. 4.2 b shows half of the sensor design with SiNW arrays embedded in
two PDMS microchannels. In the active channel a SiNW array functional-
ized with crown-6 ethers is accommodated. In the control microchannel a
second SiNW array exists without surface modifications and an as-deposited
oxide. This array is used as a reference for differential measurements. The
functionalized SiNW array detected different potassium concentrations in
KCl solutions. A differential signal of -40mV/dec(mol/l) was obtained be-
tween the modified SiNW array and the array with as-deposited oxide. The
negative sign shows that the threshold voltage shifts to more negative gate
voltages with increasing KCl concentration, which indicates the adsorption
of the positively charged potassium ions. The differential measurement min-
imized drift effects and corrected the unspecific adsorption of chlorine ions
on the oxide surface. [84] In a second measurement the cross-sensitivity to
sodium ions was tested with a NaCl solution. No response to sodium ions
was observed. The experiments were performed by Mathias Wipf and Ralph
Stoop and more details and findings will be given in their PhD theses.
4.2.2 Sodium Detection
For the sodium ion detection a thiol-terminated crown-5 ether was used as
shown in Fig. 4.3 a. Thiol has a strong affinity to noble metals, such as gold.
In order to improve the reaction of the thiol-terminated crown-ether with
the SiNW surface, we covered the gate oxide with a 20 nm thick gold film in
a lift-off process, based on e-beam lithography.
As shown in Fig. 4.3 b the gold coated and functionalized SiNW arrays are
located in the active channel, whereas in the control channel the gold film
remained unchanged. The experiments were preformed in NaCl solutions of
different concentrations. The differential threshold voltage shift amounted
to -45mV/dec(mol/l). The negative signal confirms the adsorption of the
positively charged sodium ion. The unspecific binding of chlorine ions was
also observed with gold layers and corrected by the differential signal. In
a control measurement no sensitivity to KCl was found. More details and
findings will be given in the PhD theses of Mathias Wipf and Ralph Stoop.
4.3 Summary
The SiNW-ISFETs are not only sensitive to pH changes, but also to dif-
ferent species, depending on the surface functionalization. In this chapter,
the SiNW surface was modified with crown-ethers and a selective detection
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Figure 4.3: (a) Crown-5 ethers are sensitive to sodium ion and can be attached via
thiol-chemistry to gold surfaces. (b) SEM micrograph shows a SiNW coated with oxide
and a 20 nm thick oxide layer. The gold coated SiNW arrays are functionalized with
crown-5 ether and embedded in the PDMS microchannel, denoted as active channel.
For differential measurements a second gold coated SiNW array - located in the control
channel - exists with unmodified gold films. The crown ethers were synthesized by the
group of Prof. Dr. E. Constable at the University of Basel. The surface functionalization
and ion detection experiments were done by the group of Prof. Dr. Schönenberger.
(Figures by courtesy of M. Wipf).
of potassium and sodium ions was successfully demonstrated by differential
read-out. The future goal is the multiplexed detection of both alkali ions,
which means the sample contains both receptors in the same microchannel
to detect sodium and potassium ions simultaneously. With respect to the
differential read-out, there is the need for more investigations to find out,
whether the signal of the unmodified and modified SiNW is similar in terms
of pH response, unspecific interaction and drift, as only similar signals can
be used for differential measurements.
A sensitivity to pH changes and chlorine ions was observed for gold, which
therefore, cannot be used as a material for a reference electrode. Also, the
signal of gold coated SiNWs had to be corrected by differential measure-
ments.
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5
Conclusions and Outlook
In this thesis we present a successful fabrication process for SiNW-ISFETs,
based on SOI wafers, following the top down approach. One sensor con-
tained 48 SiNWs with widths ranging from 100 nm to 1μm and a constant
length of 6μm. The source drain contacts were highly doped and as gate
oxide we used Al2O3 or HfO2, grown by atomic layer deposition (ALD).
The SiNW-ISFETs demonstrate excellent electrical properties, such as re-
producible transfer curves with a negligible hysteresis of <5mV and leakage
currents below 2 nA. Mobilities and relative permittivities of the ALD oxides
are in the expected range and agree with literature values.
By investigating the noise, we determined the sensor accuracy and the origin
of 1/f noise in SiNW-ISFETs covered with Al2O3. Based on our findings,
we suggest that gate fluctuations are the dominant noise source. As noise
data fits to the trap state noise model, we state that the gate fluctuations
originate form trap states close to the silicon oxide interface. Interestingly,
we observed two regimes with different noise levels. In the regime, where the
source drain contact dominates, the noise level is slightly increased. This
result is in agreement with previous observations. Operating the SiNW in
a regime, where the contact resistance can be neglected is favourable in
terms of noise, as the noise level is smaller. In the low noise regime the
sensor accuracy was determined as 0.017% of 60mV/pH for the SiNW with
Wtop =1μm. With decreasing capacitance and SiNW width the accuracy
degrades. Therefore, we suggest to enhance accuracy with a parallel con-
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nection of multiple SiNWs, covered with a high capacitive and high quality
oxide.
In a systematic study on the influence of the SiNW width on the pH response
we obtained a result close to the ideal Nernstian limit of 60mV/pH at 300K,
independent of the SiNW width or the operating regime. To compare the
pH response of differently wide SiNWs in the linear regime we normalized
the conductance by the area that is exposed to the liquid gate (as the length
is constant we normalized by the full top perimeter). This scaling method
resulted in a constant transconductance for all SiNW widths and thereby
in a constant pH response for all SiNW widths. In brief, no influence of
the SiNW width or the operating regime was observed on the pH response.
These results are in contrast to previous publications. However, no size de-
pendence is expected, as long as all SiNWs provide the same surface buffer
capacitance per area for protons.
The sensitivity to pH requires only SiNWs covered with a bare gate oxide as
sensing surface. To become sensitive to ions other than protons the surface
of the SiNW has to be modified with receptors. The functionalization of
individual SiNW arrays became possible with the integration of the PDMS
microfluidic system. This technical accomplishment is of importance as it
paves the way for differential and multiplexed detection. The surface of
two SiNW arrays was functionalized with crown-5 ethers or crown-6 ethers,
which are known to be sensitive to Na+ or K+, respectively. Two arrays re-
mained unfunctionalized in order to perform differential measurements. An
advantage of differential measurements is that disturbances of the signal,
such as drift or unspecific adsorption can be minimized or even eliminated.
The experiments performed in different concentrations of NaCl and KCl
demonstrated a differential signal of -40mV/dec(mol) and -45mV/dec(mol)
for potassium and sodium ions, respectively. In future, the next main step
will be to extend the sensitivity to other ions, such as Ca2+ and to detect
alkali ions in a multiplexed mode, meaning one sample can detect several
ions simultaneously.
The obtained results demonstrated that our sensor platform is a powerful
tool for analytical measurements. Therefore, the next goal is to go towards
(bio-) chemical experiments.
A
Characterization of ALD Oxides
Capacitance-voltage (C -V) spectroscopy is a widely used method to char-
acterize oxides. Typically, metal-oxide-semiconductor (MOS) capacitors are
fabricated for the oxide characterization. They contain a silicon wafer, with
an unpatterned oxide layer on top, which is then metallized with a patterned
metal layer. The back side is metallized by an patterned layer, as illustrated
in Fig. A.1. The interface between the semiconductor and the oxide has to
be clean to reduce the number of interface trap states. A clean surface is
achieved by the RCA cleaning and a prompt oxidation of the semiconduc-
tor.
For the measurements, the metal contacts at the top and bottom side of
the sample are connected with an analyzer and a DC voltage VDC with a
superimposed sinusoidally oscillating AC voltage is applied (Fig. A.1). Typ-
ically, the frequency f of the AC voltage is in the range between 100 kHz
and 13MHz. The analyzer measures the AC voltage, the phase angle and
the AC current through the sample. With the acquired data the capacitance
C is calculated by C = Itg(δ)/(2πfVAC,s), where I is the magnitude of the
AC current through the test sample, f the frequency, VAC,s the magnitude
of the measured AC voltage and δ the phase angle. [87]
The applied DC voltage is changed gradually to drive the MOS capacitor
from accumulation into depletion (and into inversion), as shown in Fig. A.2 a.
When a large negative DC voltage is applied to the p-type Si wafer, then
holes in the substrate start to accumulate near the oxide-semiconductor in-
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platinum
platinum
 p-type Si (100) wafer
ALD oxide
analyzer
Figure A.1: Schematic picture of a MOS capacitor, showing the oxide, grown by atomic
layer deposition (ALD) on top of a highly doped silicon wafer. The size of the MOS
capacitor is defined by the dimensions of the top platinum square. When a DC voltage
with a superimposed AC voltage is applied, the AC voltage and phase angle and the
AV current through the sample are measured by the analyzer in order to calculate the
capacitance. The DC voltage drives the semiconductor to accumulation, as indicated by
the white circles.
terface. In accumulation, the capacitance is at its max. value and reflects the
oxide capacitance Cox (see Fig. A.2 a). When the DC voltage is decreased a
depletion layer forms. The charge carriers are no longer close to the inter-
face and the total capacitance consists of the series connection of the oxide
capacitance and the depletion layer capacitance. Thereby, the minimum ca-
pacitance Cmin (see Fig. A.2 a) is influenced by the doping concentration of
the substrate.
Besides the determination of the relative dielectric constant εr the C -V
curves give information about the quality of the oxides in terms of fixed
oxide charges and interface trap states. Fixed oxide charges cause a shift
of the flatband voltage Vfb = φms − Qox/Cox as shown in Fig. A.2 a [28]
(p.224). The shift from the ideal flatband voltage, given by the difference
in the workfunctions φms to the experimental flatband voltage reveals the
number of fixed charges Qox (equ. 1.1). Trap states cause a "stretch-out" of
the C -V curves as shown in Fig. A.2 b, due to the less effective modulation
of the surface potential ψs by the applied DC voltage. [28](p.217).
The MOS capacitors were fabricated from highly doped p-type Si (100)
wafers with a resistivity of 0.002-0.005Ω·cm and Al2O3 on top, grown by
atomic layer deposition (ALD, Savannah S 100 Cambridge NanoTech). Prior
to the oxide deposition, the Si wafer was RCA cleaned. Afterwards, a metal
layer was deposited on the top and bottom side of the sample. The metal
layer on top was structured in squares. For the measurement the sample
was bonded into a chip carrier and the contact pins were connected to the
test fixture of the LF impedance analyzer 4192A (Hewlett Packard).
The oxide thickness was determined by the scanning electron microscope.
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Figure A.2: (a) Capacitance C as a function of the DC voltage VDC . The DC voltage
is changed gradually to drive the MOS capacitor from accumulation into depletion. The
max. capacitance is achieved at accumulation and it reflexes the oxide capacitance Cox.
The min. capacitance is reached when the depletion width has its largest extension. The
total capacitance is then given by the series connection of the oxide and the depletion
layer capacitance. The ideal flatband voltage Vfb is given by the workfunction difference
φms between the metal and semiconductor. The experimental flatband voltage shifts
due to fixed charges Qox in the oxide. (b) The experimental C -V curve is distorted and
stretched-out due to the presence of interface trap states.
The micrograph in Fig. A.3 shows the cross sections of the Al2O3 layer.
200ALD cycles yield about a 20 nm thick layer.
(a)
20nm
Cr
Al O2 3
Figure A.3: Scanning electron micrograph shows the cross section of samples coated
with Al2O3, grown by atomic layer deposition (ALD) on highly doped silicon wafer. For
better imaging conditions the oxide layer is coated with a 30 nm thick chromium layer.
The thickness of Al2O3 layer amounts to 20 nm.
Fig. A.4 a-b shows the C -V measurement of MOS capacitors with Al2O3.
In Fig. A.4 a a MOS capacitor was measured with as-grown oxides, while
in Fig. A.4 b the sample was annealed for 10min. at 450 ◦C in forming
gas atmosphere. The annealed MOS capacitor has an increased dielectric
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constant and thereby the annealing of the ALD oxides was integrated in
the fabrication process. The curves exhibit a stretch-out and a large C -V
hysteresis in the forward and backward direction, which might be attributed
to interface trap states. [88]
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Figure A.4: (a-b) C -V curves measured with Al2O3 MOS capacitors. The data mea-
sured in the forward and backward direction exhibits a large C -V hysteresis which might
indicate the presence of interface trap states. (a) Al2O3 MOS capacitor was not annealed
and a relative dielectric constant of 5.9 was extracted. (b) Al2O3 MOS capacitor was
annealed and a relative dielectric constant of 6.9 was obtained.
In an additional C -V control measurement we also characterized the
buried oxide from the SOI wafer, as shown in Fig. A.5. The extracted
relative dielectric constant of 3.4 is close to the literature value of 3.9. In
the forward and backward voltage sweep we do not observe hysteresis, which
indicates the high quality of the buried oxide layer of the SOI wafer.
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Figure A.5: C -V curve measured from the buried oxide of the SOI wafer. A relative
dielectric constant of 3.4 was extracted that is close to the literature value of 3.9.
B
Conductance Maps
Two-dimensional conductance maps as shown in Fig. B.1 are generated by
sweeping both, the back and the liquid gate and measuring the conductance.
A cut through the map at a fixed Vbg e.g. at -2V (white, dashed line, in
Fig. B.1 a) results in a transfer curve as shown in Fig. B.1 b. 2d-maps give
an overview over the characteristics of the conductance in different voltage
ranges and can be therefore used to find out the preferred operating regime.
The slope in the maps, indicated by black lines, is determined by the ratio
of the gate coupling capacitances Cbg/Clg [16], where Cbg is the buried ox-
ide capacitance and Clg is the series connection of the top oxide capacitance
CTOX (see Fig. 2.9 g) and the double layer capacitance Cdl. As Cdl CTOX ,
we assume Clg≈ CTOX . Thereby, CTOX is reflected in the slope.
This can be clearly seen in Fig. B.1 a, c-d showing the slope for samples with
20 nm Al2O3 and 10 and 20 nm HfO2. The sample with 20 nm Al2O3 has
a slope of 0.07, which is higher compared to the 0.02 slope of the sample
with 20 nm HfO2. This is explained by the capacitance differences between
both materials, due to the dielectric constants of εr≈ 7 and ≈17 for Al2O3
and HfO2, respectively. The 10 nm thick HfO2 sample has a slope two times
smaller compared to the counterpart with 20 nm. This is in qualitative
agreement with the capacitance ratio, as it shows the right trend. How-
ever, the thickness dependence of the dielectric constant of HfO2, discussed
in section 3.1.2 is not demonstrated. From CV-measurements we obtained
εr≈ 12 and 17 for 10 and 20 nm thick HfO2 layers. The CV-measurements
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were done in the group of Prof. Dr. Adrian Ionescu at EPFL, Lausanne.
Therefore we conclude, that the slope gives the right trend for the capaci-
tance ratio Cbg/Clg, however for a quantitative determination of the dielec-
tric constants this method is not as precise as CV-measurements.
Moreover, Fig. B.1 a, c-d show that the slope is constant over a wide volt-
age range, which indicates that the conductance is mainly determined by
the charge carrier density in the SiNW and an influence of the source drain
contacts is minimized. This means, that constant conditions over a wide
operating range are given. This is an improvement with regards to samples
having low doped source drain contacts such as published in Ref. [16].
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Figure B.1: (a-b) Two dimensional conductance map vs. reference voltage Vref and
back gate voltage Vbg , measured with a SiNW coated with 20 nm Al2O3. The black line
indicates the slope, referring to the capacitance ration Cbg/Clg . The dashed, white line
shows the cut through the 2d map, that results in the transfer curve shown in Fig. b.
(c-d) Two dimensional conductance maps vs. the reference voltage Vref and the back
gate voltage Vbg , measured with SiNWs coated with 10 nm (c) and 20 nm (d) HfO2.
C
Fabrication Protocols
Device Fabrication
SOI wafer characteristics
Wafer: 8“ silicon-on-insulator (SOI)
Supplier: SOITEC France
Device layer:
Orientation: (100)
Dopant: p-type, boron
Resistivity: 8.5-11.5Ωcm
Thickness: 88 nm
Buried oxide (SiO
2
):
Thickness: 145 nm
Silicon handle wafer:
Type: CZ, p-type
Resistivity: 8-22Ωcm
Thickness: 725μm
• Thinning
1. sample cleaning:
– Piranha solution: H2O2:H2SO4 2:1 for 10min at 95◦C
– HF dip
2. thermal oxidation of silicon device layer
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• Alignment marker fabrication
1. spin coating:
PMMA 672.11, 1500 rpm, thickness ∼3μm
bake on hotplate for 5min at 175◦C
gradual cooling of the sample to avoid cracks in PMMA
2. electron beam lithography: Vistec EBPG5000+
resolution=0.03μm, beam step size=0.03μm
beam current= 150 nA, dose=1000μC/cm2
marker size 10μm x 10μm
3. development: Hamatech
IPA:MIBK 3:1, time=2min; then rinse in IPA, time=30 sec
4. reactive ion etching (RIE): Oxford RIE 100
– top SiO2: CHF3 12 sccm, Ar 38 sccm, 30mTorr, 100W, 300K,
VDC=485V time=2min
– device Si layer: CHF3 30 sccm, SF6 4 sccm, O2 3 sccm, 50mTorr,
100W, 300K, VDC=365V time=5min
– buried SiO2: CHF3 12 sccm, Ar 38 sccm, 30mTorr, 100W,
300K, VDC=485V time=8min
– Si handle wafer: CHF3 30 sccm, SF6 4 sccm, O2 3 sccm, 50mTorr,
100W, 300K, VDC=365V time=21min
– resulting alignment marker depth: ∼1μm
5. sample cleaning: remove PMMA in acetone and then in Piranha
solution
H2O:H2SO4 2:1 for 10min at 95◦C Piranha
• Electron beam lithography: device pattern
1. spin coating:
Ti Primer, 4000 rpm, bake for 1min at 110◦C
nLOF:EBR 1:4, 4000 rpm; bake: 1min at 110◦C
2. exposure:
– for SiNWs: resolution=0.005μm, beam step size=0.005μm
beam current 2 nA, dose=180μC/cm2
– for large structures: resolution=0.005μm, beam step size=0.03μm
beam current 50 nA, dose=165μC/cm2
3. post exposure bake: 1min at 110◦C
4. development: AZ MIF 826 for 25 sec; then rinse in DI-water
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• Device etching
1. RIE etching of top oxide: Oxford RIE 100
top SiO2: CHF3 12 sccm, Ar 38 sccm, 30mTorr, 100W, 300K,
VDC=485V time=27 sec
2. dip in buffered HF to remove the remaining oxide
3. wet chemical etching of silicon device layer
tetramethylammonium hydroxide (TMAH) and 10 vol% isopropanol,
time=2min at 45◦C
4. sample cleaning: Piranha solution:
H2O2:H2SO4 2:1 for 10min at 95◦C
• Contact fabrication I
1. spin coating
PMMA 672.08, 3000 rpm
bake for 30min at 175◦C, gradual cooling of the sample
2. electron beam lithography: Vistec EBPG5000+
– for SiNWs: resolution=0.005μm, beam step size=0.005μm
beam current 2 nA, dose=850μC/cm2
– for large structures: resolution=0.005μm, beam step size=0.03μm
beam current 190 nA, dose=850μC/cm2
3. development: Hamatech
IPA:MIBK 3:1, time=2min; then rinse in IPA, time=30 sec
4. ion implantation at Ion Beam Services (IBS), Peynier, France
BF+2 , energy=43 keV, dose=2.3·10+15cm−2
5. removal of PMMA implantation mask in acetone
6. sample cleaning
RIE O2, 40 sccm, 200mTorr, 30W
Piranha solution
7. thermal activation of dopants: PPC Process Product Corporation
annealing oven
annealing for 6min at 950◦C in forming gas and N2
• RCA cleaning and ALD deposition
1. Piranha solution:
H2O2:H2SO4 2:1 for 10min at 95◦C
2. buffered HF for 35 sec to remove the thermal top oxide layer
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3. RCA1 cleaning:
H2O:H2O2:NH4OH 20:4:1 for 10min at 65◦C
4. buffered HF dip
5. RCA2 cleaning:
H2O:H2O2:HCl 20:1:1 for 10min at 65◦C
6. atomic layer deposition (ALD) at 225 ◦C for Al2O3 and at 200
◦C
for HfO2
• Contact fabrication II
1. dehydration bake for 10min at 200◦C
2. spin coating:
HMDS, 4000 rpm, bake for 1min at 110◦C
nLOF:EBR 1:0.5, 6000 rmp, bake for 1min at 110◦C
3. optical lithography: (Karl Süss MJB3)
time=6 sec
4. post exposure bake: 1min at 110◦C
5. development:
AZ MIF 826, time=80 sec
6. opening of the contact window in the gate oxide:
for Al2O3 200 deposition cycles: buffered HF 35 sec
for HfO2 200 deposition cycles: buffered HF 5min.
7. directly afterwards evaporation: electron beam evaporation with
BAK600
AlSi(1 %) 300 nm
8. lift-off in n-methyl-2-pyrrolidon (NMP) at room temperature
9. annealing of contact metal and ALD oxide:
annealing for 10min at 450◦C in forming gas
• SU-8 microchannel
1. dehydration bake for 10min at 200◦C
2. spin coating:
SU-8 2002, 4000 rpm, bake 1min at 95◦C
3. optical lithography: (Karl Süss)
time=18 sec
4. post exposure bake: 1min at 95◦C
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5. development:
EC11 time=90 sec; then rinse in IPA
6. hard bake of SU-8 on hotplate:
bake sample for 25min at 180◦C ; then gradual cooling of the
sample
• Dicing
1. spin coating:
microposit S1813, 1000 rpm, bake 2min at 110◦C
2. sawing: Disco DAT 341 or Esec 8003
sample size 9mm x 9 mm
3. removal of resist with acetone
• Packaging
1. scratch back side of the sample with diamond scriber
glue the sample with silver paste in 64 pins chip carrier (IPK64F1-
2219A, NTK Technologies Inc.)
2. wire wedge bonding: MEI Marpet Enterprises Inc.
wire material: Al
– bond on chip carries: power 2.5, time 4.5
– bond on sample: power 1.0, time 7.5
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Au-film for ion and bio-detection
1. spin coating:
O2 plasma: O2 40 sccm, 200mTorr, 30W, 300K, VDC=87V
time=30 sec
PMMA 669.04, 6000 rpm, thickness ∼220 nm
bake on hotplate for 3min at 175◦C
2. electron beam lithography: Vistec EBPG5000+
resolution=0.01μm, beam step size=0.01μm
beam current= 2nA, dose=850μC/cm2
3. development: Hamatech
IPA:MIBK 3:1, time=2min; then rinse in IPA, time=65 sec
O2 plasma: O2 40 sccm, 200mTorr, 30W, 300K, VDC=87V
time=8 sec
4. evaporation: electron beam evaporation with UNIVEX
Cr 5 nm, Au 20 nm
5. lift-off in acetone for several hours
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SU-8 molds to form PDMS Microfluidics
SU-8 structures on a Si wafer as substrate were used as mold to fab-
ricate a PDMS microfluidic system as shown in Fig. 2.8 c. SU-8 is
a negative tone epoxy type resist, sensitive to UV light and electron
beam exposure. In the process the pattern of the microfluidic was de-
fined in a SU-8 layer of 50μm or 100μm thickness by electron beam
lithography, enabling us to be very flexible in the design as no mask
for optical lithography was required. The thickness of the SU-8 layer
defined later the height of the microchannel. After EBL, the SU-8
was baked and developed, according to the fabrication protocol below.
Then, the Si wafer with SU-8 structures on top were covered with a
thick and fluid PDMS layer that was thermally cured to obtain a cross-
linked and solid PDMS structure. After cooling, the PDMS layer was
peeled-off from the substrate and the reverse pattern of the SU-8 mold
was transferred to the solid PDMS part.
Fabrication of SU-8 molds
1. dehydration bake for 10min at 200◦C
2. spin coating:
SU-8 50, 1250 rpm for 100μm and 2000 rpm for 50μm thick SU-8
molds
3. bake for 10min at 65◦C and for 60min at 95◦C, gradual cooling
of sample
4. electron beam lithography: Vistec EBPG5000+
resolution=0.05μm, beam step size=0.05μm
beam current= 1nA, dose=5μC/cm2
5. post exposure bake: 10min at 95◦C
6. development:
EC11 time=12min; then rinse in IPA
7. hard bake: 20min at 180◦C, gradual cooling of the sample
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(a) (b)
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Figure C.1: (a-c) Optical microscope pictures show SU-8 molds with different designs.
The SU-8 molds were used to transfer the reverse pattern to the PDMS microfluidic.
Optical mask fabrication: photomask blank 4“ with Cr 100nm
1. mask cleaning:
Piranha solution: H2O2:H2SO4 2:1 for 10min at 95◦C
2. spin coating:
O2 plasma: O2 40 sccm, 200mTorr, 30W, 300K, VDC=87V
time=30 sec
HMDS, 2000 rpm, bake at 110◦C for 90 sec
nLOF:EBR 1:0.5, 2000 rpm, bake at 110◦C for 90 sec
3. electron beam lithography: Vistec EBPG5000+
resolution=0.03μm, beam step size=0.03μm
beam current= 20 nA, dose=165μC/cm2
4. post exposure bake: 90 sec at 110◦C
5. development:
AZ MIF 826 for 2min; then rinse in DI-water
6. Cr-etching: BMP
time=280 sec
7. removal of nLOF resist with Piranha solution:
H2O2:H2SO4 2:1 for 35min at 95◦C
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